Studying interactions between prefetching and cache line turnoff

ABSTRACT

While lots of prior studies focused on performance and energy optimizations for caches, their interactions have received much less attention. This is unfortunate since in general the performance-oriented techniques influence energy behavior of the cache, and the energy-oriented techniques usually increase program execution cycles. The overall energy and performance behavior of caches in embedded systems when multiple techniques co-exist remains an open research problem. This paper studies this interaction and illustrates how performance and energy optimizations affect each other. We also point out several potential optimizations that could be based on this study.

REFERENCES

• 1: "Spec cpu2000 benchmark. http://www.spec.org/".
• 2: D. C. Burger and T. M. Austin, "The SimpleScalar toolset, version 2.0," Tech. Rep. 1342, Dept. of Computer Science, UW, June 1997.
• 3: K. K. Chan, "Design of the HP PA 7200 cpu", Hewlett-packard J., vol. 47, no. 1, pp. 25--33.
• 4: M. B. Kamble , K. Ghose, Energy-Efficiency of VLSI Caches: A Comparative Study, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.261, January 04-07, 1997
• 5: Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden
• 6: L. Li , Ismail Kadayif , Yuh-Fang Tsai , Narayanan Vijaykrishnan , Mahmut T. Kandemir , Mary Jane Irwin , Anand Sivasubramaniam, Leakage Energy Management in Cache Hierarchies, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.131-140, September 22-25, 2002
• 7: J. Montenaro et al., "160 mHz 32b 0.5w CMOS RISC Microprocessor," in Proceedings of the International Solid State Circuits Conference, 1996.
• 8: P. Shivakumar and N. P. Jouppi, "Cacti 3.0: an integrated cache timing, power, and area model," Technical Report, Digital Equipment Corporation, 1990.
• 9: Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982 [doi>10.1145/356887.356892]
• 10: Steven P. Vanderwiel , David J. Lilja, Data prefetch mechanisms, ACM Computing Surveys (CSUR), v.32 n.2, p.174-199, June 2000 [doi>10.1145/358923.358939]