SoC test scheduling using the B-tree based floorplanning technique

ABSTRACT

We present in this paper a new algorithm to co-optimize the problems of test scheduling and core wrapper design under power constraints for core-based SoC (System on Chip) designs. The problem of test scheduling is first transformed into a floorplanning problem with a given maximum height (test access mechanism width) constraint. Then, we apply the B*-tree based floorplanning technique to solve the SoC test scheduling problem. Experimental results based on the ITC'02 benchmarks show that our method is very effective and efficient---our method obtains the best results ever reported for SoC test scheduling with power constraint in every efficient running time. Compared with recent works, our method achieves average improvements of 4.7% to 20.1%.

REFERENCES

• 1: Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimization, Proceedings of the 20th IEEE VLSI Test Symposium, p.253, April 28-May 02, 2002
• 2: K. Chakrabarty, "Test scheduling for core-based system using mixed-integer linear programming," IEEE TCAD, pp.1163--1174, 2000.
• 3: Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Test wrapper and test access mechanism co-optimization for system-on-chip, Proceedings of the IEEE International Test Conference 2001, p.1023-1032, October 30-November 01, 2001
• 4: Yu Huang , Sudhakar M. Reddy , Wu-Tung Cheng , Paul Reuter , Nilanjan Mukherjee , Chien-Chung Tsai , Omer Samman , Yahya Zaidan, Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm, Proceedings of the 2002 IEEE International Test Conference, p.74, October 07-10, 2002
• 5: Wei Zou , Sudhakar M. Reddy , Irith Pomeranz , Yu Huang, SOC Test Scheduling Using Simulated Annealing, Proceedings of the 21st IEEE VLSI Test Symposium, p.325, April 27-May 01, 2003
• 6: Yu Xia , Malgorzata Chrzanowska-Jeske , Benyi Wang , Marcin Jeske, Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.100, November 09-13, 2003 [doi>10.1109/ICCAD.2003.148]
• 7: Yun-Chih Chang , Yao-Wen Chang , Guang-Ming Wu , Shu-Wei Wu, B*-Trees: a new representation for non-slicing floorplans, Proceedings of the 37th conference on Design automation, p.458-463, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337541]
• 8: Yervant Zorian , Erik Jan Marinissen , Sujit Dey, Testing embedded-core based system chips, Proceedings of the 1998 IEEE International Test Conference, p.130, October 18-22, 1998
• 9: S. Kirkpatrick, C. D. Gelatt, Jr., and M. P. Vecchi, "Optimization by simulated annealing," pp.671--680, Science, Vol.220, No.4598, 1983.
• 10: E. J. Marinissen, V. Iyengar, and K. Chakrabarty. ITC'02 SoC Test Benchmarks, http://www.extra.research.philips.com/itc02socbenchm/
• 11: Pei-Ning Guo , Chung-Kuan Cheng , Takeshi Yoshimura, An O-tree representation of non-slicing floorplan and its applications, Proceedings of the 36th ACM/IEEE conference on Design automation, p.268-273, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309928]