Partial reluctance based circuit simulation is efficient and stable

ABSTRACT

Partial reluctance K, the inversion of partial inductance L, is proposed by Devgan et al to capture the on-chip inductance effect [3]. Partial reluctance based circuit simulation is efficient and stable because it is believed that partial reluctance effect is local and partial reluctance matrix is positive definite, although it has not been proved or illustrated clearly. In this paper, we are going to prove that mutual partial reluctance effect between a completely shielded short conductor segment and a conductor segment outside the shield is zero, which implies that the partial reluctance effect is local. Also, an iterative cutting algorithm is proposed to guarantee the strong diagonal dominance of the partial reluctance matrix, which is a sufficient condition for the partial reluctance matrix to be positive definite. With these two characters of partial reluctance, the circuit simulation based on partial reluctance is efficient and stable.

REFERENCES

• 1: Michael W. Beattie , Lawrence T. Pileggi, Modeling magnetic coupling for on-chip interconnect, Proceedings of the 38th conference on Design automation, p.335-340, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378504]
• 2: Tsung-Hao Chen , Clement Luk , Hyungsuk Kim , Charlie Chung-Ping Chen, INDUCTWISE: inductance-wise interconnect simulator and extractor, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.215-220, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774604]
• 3: Anirudh Devgan , Hao Ji , Wayne Dai, How to efficiently capture on-chip inductance effects: introducing a new circuit element K, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 4: Y. Du and W. Dai. Partial Reluctance K Based Circuit Analysis Is Stable. Technical Report ucsc-crl-03-09, University of California, Santa Cruz, December 2003.
• 5: Y. Du, H. Ji, and W. Dai. Directly Extracting On-chip Circuit Element Partial Reluctance K. Technical Report ucsc-crl-03-03, University of California, Santa Cruz, 2003.
• 6: Y. Du, D. Liu, and W. Dai. Capture Partial Reluctance More Efficiently for Complex Interconnect Structures. Proc. International Microwave Symposium., June. 2004.
• 7: L. Xu et. al. Modern Mathematics Handbook. Huazhong University of Science and Technology Press, Wuhan, China P.R., 1999.
• 8: H. A. Haus and J. R. Melcher. Electromagnetic fields and energy. Englewood Cliffs, NJ: Prentice-Hall, 1989.
• 9: M. B. Allen III and E. L. Isaacson. Numerical Analysis for Applied Science. John Wiley & Sons, Inc, New York, NY, 1997.
• 10: Hao Ji , Anirudh Devgan , Wayne Dai, KSim: a stable and efficient RKC simulator for capturing on-chip inductance effect, Proceedings of the 2001 conference on Asia South Pacific design automation, p.379-384, January 2001, Yokohama, Japan [doi>10.1145/370155.370415]
• 11: Byron Krauter , Lawrence T. Pileggi, Generating sparse partial inductance matrices with guaranteed stability, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.45-52, November 05-09, 1995, San Jose, California, United States
• 12: Andrea Pacelli, A local circuit topology for inductive parasitics, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.208-214, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774603]
• 13: E. B. Rosa. The self and mutual inductance of linear conductors. Bulletin of the National Bureau of Standards., pages 301--344, 1908.
• 14: A. E. Ruehli. Inductance calculations in a complex integrated circuit environment. IBM Journal of Research and Development., pages 470--481, September 1972.
• 15: K. L. Shepard and Z. Tian. Return-limited inductances: a practical approach to on-chip inductance extraction. Proc. IEEE Custom Integrated Circuits Conference., pages 453--456, 1999.
• 16: J. Thewlis. Encyclopaedic Dictionary of Physics. Macmillan, New York, 1962.
• 17: Hao Yu , Lei He, Vector potential equivalent circuit based on PEEC inversion, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776016]
• 18: Guoan Zhong , Cheng-Kok Koh , Kaushik Roy, On-chip interconnect modeling by wire duplication, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.341-346, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774623]

INDEX TERMS

Keywords:
extraction, inductance, magnetic field, partial reluctance, shielding, vector potential