An error-driven adaptive grid refinement algorithm for automatic generation of analog circuit performance macromodels

ABSTRACT

In this paper, we present an error-driven adaptive sampling algorithm called adaptive grid refinement (AGR) algorithm to automatically generate performance macromodels for analog circuits. Starting from samples on a coarse grid, the AGR algorithm builds a global model and validates its accuracy on an independent validation data set sampled within this grid. If this model is not accurate enough on the validation data, the grid is split into equal sized smaller grids. On each of these grids, a local model is built using samples on this grid and its neighboring and validated similarly. A grid will not be further refined only if the corresponding local model is accurate on its validation data set. The algorithm will stop when all the local models are accurate on their corresponding validation data set. We build six performance macromodels of a CMOS opamp using the AGR algorithm and compare it with the competing techniques. The strengths and weaknesses of the proposed algorithm are discussed.

REFERENCES

• 1: Greg Turk , James F. O'Brien, Shape transformation using variational implicit functions, Proceedings of the 26th annual conference on Computer graphics and interactive techniques, p.335-342, July 1999 [doi>10.1145/311535.311580]
• 2: J. Duchon, "Splines minimizing rotation-invariant seminorms in sobolev spaces," in Constructive Theory of Functions of Several Variables, W. Schempp and Z. Keller, Eds. SpringerVerlag, 1977, pp. 85--100.
• 3: Hongzhou Liu , Amit Singhee , Rob A. Rutenbar , L. Richard Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514030]
• 4: G. Wolfe and R. Vemuri, "Extraction and use of neural network models in automated synthesis of operational amplifiers," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 2, pp. 198--212, 2003.
• 5: M. Hershenson, S. Boyd, and T. Lee, "Optimal design of a cmos op-amp via geometric programming," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1, pp. 1--21, 2001.
• 6: X.-D. Tan and C.-J. Shi, "Hierarchical symbolic analysis of analog integrated circuits via determinant decision diagrams," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 4, pp. 401--412, 2000.
• 7: W. Verhaegen and G. Gielen, "Canonical symbolic analysis of large analog circuits with determinant decision diagrams," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, no. 7, pp. 474--487, 2002.
• 8: W. Daems, G. Gielen, and W. Sansen, "Circuit simplification for the symbolic analysis of analog integrated circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 4, pp. 395--407, 2002.
• 9: Ramesh Harjani , Jianfeng Shao, Feasibility and performance region modeling of analog and digital circuits, Analog Integrated Circuits and Signal Processing, v.10 n.1-2, p.23-43, June/July 1996 [doi>10.1007/BF00713977]
• 10: A. I. Khuri , J. A. Cornell, Response surfaces: designs and analyses, Marcel Dekker, Inc., New York, NY, 1987
• 11: W. Daems, G. Gielen, and W. Sansen, "Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 5, pp. 517--534, 2003.
• 12: V. Devabhaktuni, M. Yagoub, and Q.-J. Zhang, "A robust algorithm for automatic development of neural-network models for microwave applications," IEEE Transactions on Microwave Theory and Techniques, vol. 49, no. 12, pp. 2282--2291, 2001.