Hierarchical analysis of process variation for mixed-signal systems

ABSTRACT

Increasing process variability necessitates reliable analysis of its effects on circuit performance not only at the top level but also at intermediate levels. Mixed-signal circuits with multiple hierarchical layers, multiple parameters, and complex functional relations are especially susceptible to such variations. In this paper, we present a hierarchical method for process variation analysis. The ability to compute the variance of parameters at each hierarchical layer makes the method particularly suited for helping designers through design iterations. Experimental results indicate that the proposed method achieves high computational efficiency with up to 2% compromise in accuracy even for highly non-linear functional relations.

REFERENCES

• 1: A. Abderrahman, E. Cerny, and B. Kaminska. Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuits. IEEE TCAD, 18(3):332--345, March 1999.
• 2: Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003 [doi>10.1109/ICCAD.2003.130]
• 3: G. Alpaydin, G. Erten, S. Balkir, and G. Dundar. Multi-level optimisation approach to switched capacitor filter synthesis. IEE Proceedings-Circuits, Devices and Systems, 147(4):243--249, August 2000.
• 4: Brian A. A. Antao , Arthur J. Brodersen, ARCHGEN: automated synthesis of analog systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.231-244, June 1995 [doi>10.1109/92.386223]
• 5: S. I. Association. International technology roadmap for semiconductors. http://public.itrs.net/Files/2003ITRS, 2003.
• 6: S. Balkir, G. Dündar, and A. S. Ögrenci. Analog VLSI Design Automation. CRC Press, 2003.
• 7: S. Bhattacharya, S. Dey, and F. Brglez. Fast true delay estimation during high level synthesis. IEEE TCAD, 15(9):1088--1105, September 1996.
• 8: Byungwoo Choi , D. M. H. Walker, Timing Analysis of Combinational Circuits Including Capacitive Coupling and Statistical Process Variation, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.49, April 30-May 04, 2000
• 9: G. V. der Plas, G. Debyser, F. Leyn, K. Lampaert, J. Vandenbussche, G. Gielen, W. Sansen, P. Veselinovic, and D. Leenarts. Amgie-a synthesis environment for cmos analog integrated circuits. IEEE TCAD, 20(9):1037--1058, September 2001.
• 10: John R. D'Errico , Nicholas A.,Jr. Zaino, Statistical tolerancing using a modification of Taguchi's method, Technometrics, v.30 n.4, p.397-405, Nov. 1988 [doi>10.2307/1269802]
• 11: T. Devoivre , M. Lunenborg , C. Julien , J.-P. Carrere , P. Ferreira , W. J. Toren , A. VandeGoor , P. Gayet , T. Berger , O. Hinsinger , P. Vannier , Y. Trouiller , Y. Rody , P.-J. Goirand , R. Palla , I. Thomas , F. Guyader , D. Roy , B. Borot , N. Planes , S. Naudet , F. Pico , D. Duca , F. Lalanne , D. Heslinga , M. Haond, Validated 90nm CMOS Technology Platform with Low-k Copper Interconnects for Advanced System-on-Chip (SoC), Proceedings of the The 2002 IEEE International Workshop on Memory Technology, Design and Testing, p.157, July 10-12, 2002
• 12: D. Evans. Statistical tolerancing: The state of the art, part i: Background. Journal of Quality Technology, 6(4):188--195, October 1974.
• 13: D. Evans. Statistical tolerancing: The state of the art, part ii: Methods for estimating moments. Journal of Quality Technology, 7(1):1--11, January 1975.
• 14: Naim Ben Hamida , Bozena Kaminska, Analog Circuit Testing Based on Sensitivity Computation and New Circuit Modeling, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.652-661, October 17-21, 1993
• 15: A. M. Incorporated. Mosis parametric test results. http://www.mosis.org/cgi-bin/cgiwrap/umosis/swp/params/ami-c 5/t4lc-params.txt, 2004.
• 16: D. Johns and K. Martin. Analog Integrated Circuit Design. John Wiley & Sons, 1997.
• 17: T. Koskinen and P. Y. K. Cheung. Hierarchical tolerance analysis using statistical behavioral models. IEEE TCAD, 15(5):506--516, May 1996.
• 18: S. Lewis. Optimizing the stage resolution in pipelined, multistage analog-to-digital converters for video-rate applications. IEEE TCAS, 39(8):516--523, August 1992.
• 19: Y. Li and W. Ching. Band structures of all polycrystalline forms of silicon dioxide. Physics Review, B31(4):2172--2179, February 1985.
• 20: S. Nigam and J. Turner. Review of statistical approaches to tolerance analysis. Computer-Aided Design, 27(1):6--15, 1995.
• 21: Michael Orshansky , Kurt Keutzer, A general probabilistic framework for worst case timing analysis, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514059]
• 22: Sule Ozev , Alex Orailoglu, Boosting the Accuracy of Analog Test Coverage Computation through Statistical Tolerance Analysis, Proceedings of the 20th IEEE VLSI Test Symposium, p.213, April 28-May 02, 2002
• 23: Sule Ozev , Alex Orailoglu, Statistical Tolerance Analysis for Assured Analog Test Coverage, Journal of Electronic Testing: Theory and Applications, v.19 n.2, p.173-182, April 2003 [doi>10.1023/A:1022893724851]
• 24: Behzad Razavi, RF microelectronics, Prentice-Hall, Inc., Upper Saddle River, NJ, 1998
• 25: B. Razavi. Design of Analog CMOS Integrated Circuits. McGraw-Hill, 2001.
• 26: Hussein F. Salama , Douglas S. Reeves , Yannis Viniotis, A Distributed Algorithm for Delay-Constrained Unicast Routing, Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution, p.84, April 09-11, 1997
• 27: Mustapha Slamani , Bozena Kaminska, Analog Circuit Fault Diagnosis Based on Sensitivity Computation and Functional Testing, IEEE Design & Test, v.9 n.1, p.30-39, January 1992 [doi>10.1109/54.124515]
• 28: G. Taguchi. Performance analysis design. International Journal of Production Research, 16:521--530, 1978.
• 29: M. Tian and R.-J. Shi. Worst case tolerance analysis of linear analog circuits using sensitivity bands. IEEE TCAS, 57(8):1138--1145, August 2000.
• 30: Michael W. Tian , C.-J. Richard Shi, Rapid frequency-domain analog fault simulation under parameter tolerances, Proceedings of the 34th annual conference on Design automation, p.275-280, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266094]
• 31: R. VanSlyke. Monte-carlo methods and the pert problem. Operations Research, 11(5):839--860, September-October 1963.