TERPS: the embedded reliable processing system

ABSTRACT

TERPS is a fault-tolerant computer design that significantly reduces the threat of electromagnetic interference (EMI), using hardware checkpoint/rollback-recovery. TERPS tolerates EMI by periodically checkpointing processor state into a special safe-storage device. The detection of EMI invokes rollback, which recovers processor state from a previously check-pointed state and resumes normal execution. Rollback results in loss of performance dictated by the EMI duration; TERPS ensures forward progress of the system provided EMI events are separated by some minimum time interval (e.g., at least 5.12μs for our prototype processor running at 100MHz). The performance overhead of our mechanism is reasonable: 5-6% overhead when check-pointing every 128 processor cycles.

REFERENCES

• 1: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
• 2: Seevinck, E. et al, "Static-noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. SC-22, no.5, pp.748--754, Oct. 1987.
• 3: Ishibashi, K. et al, "An alpha-immune 2-V supply voltage SRAM using a polysilicon PMOS load cell," IEEE J. Solid-State Circuits vol SC-25, no.1, pp.55--60, Feb. 1990.
• 4: Sato, H. et al, "A 500-MHz pipeline burst SRAM with improved SER immunity," IEEE J. Solid-State Circuits vol. SC-34, no. 11, pp. 1571--1579, Nov. 1999.