Speed and voltage selection for GALS systems based on voltage/frequency islands

ABSTRACT

Due to increasing clock speeds and shrinking technologies, distributing a single global clock signal throughout a chip is becoming a difficult and challenging proposition. In this paper, we address the problem of energy optimal local speed and voltage selection in frequency/voltage island based systems under given performance constraints. Our results show that static voltage and speed assignment can achieve up to 42% savings in total energy for various media and signal processing applications, while application specific dynamic approaches provide up to 44% energy savings in the case of MPEG-2 encoder application, when compared to a single clocked system architecture.

REFERENCES

• 1: David E. Lackey , Paul S. Zuchowski , Thomas R. Bednar , Douglas W. Stout , Scott W. Gould , John M. Cohn, Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.195-202, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774601]
• 2: IBM Blue Logic Cu-08 voltage islands. http://www.ibm.com/chips/products/asics/products/v_island.html.
• 3: Lars S. Nielsen , Cees Niessen, Low-power operation using self-timed circuits and adaptive scaling of the supply voltage, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.391-397, Dec. 1994 [doi>10.1109/92.335008]
• 4: Jens Muttersbach , Thomas Villiger , Wolfgang Fichtner, Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.52, April 02-06, 2000
• 5: Tiberiu Chelcea , Steven M. Nowick, A Low-Latency FIFO for Mixed-Clock Systems, Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00), p.119, April 27-28, 2000
• 6: Ali Dasdan. Rate Analysis of Embedded Systems. PhD thesis, University of Illinois at Urbana Champagne, 1998.
• 7: J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, United States [doi>10.1145/360128.360148]
• 8: C. Hu. Devices and Technology Impact on Low Power Electronics, Low Power Design Methodolgies. Kluwer Academic Publishers, 1996.
• 9: Amit Sinha , Anantha P. Chandrakasan, Dynamic Voltage Scheduling Using Adaptive Filtering of Workload Traces, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.221, January 03-07, 2001
• 10: Myrmigki cycle accurate simulator. www.myrmigki.org.
• 11: ARM Developer Suite. http://www.arm.com/products/DevTools/ADS.html.
• 12: Daniel Marcos Chapiro, Globally-asynchronous locally-synchronous systems (performance, reliability, digital), 1985
• 13: G. Qu, D. Kirovski, M. Potkonjak, and M. B. Srivastava. Energy minimization of system pipelines using multiple voltages. Proceedings of IEEE International Symposium on Circuits and Systems, May 1999.
• 14: Anoop Iyer , Diana Marculescu, Power efficiency of voltage scaling in multiple clock, multiple voltage cores, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.379-386, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774629]
• 15: Jiong Luo and Niraj Jha. Static and dynamic variable voltage scheduling algorithms for real time heterogenous distributed embedded systems. Proceedings of IEEE/ACM International Conference on Computer Aided Design, November 2000.
• 16: A. Chandrakasan , V. Gutnik , T. Xanthopoulos, Data driven signal processing: an approach for energy efficient computing, Proceedings of the 1996 international symposium on Low power electronics and design, p.347-352, August 12-14, 1996, Monterey, California, United States
• 17: Jiong Luo , Li-Shiuan Peh , Niraj Jha, Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.11150, March 03-07, 2003
• 18: Yuvraj Singh Dhillon , Abdulkadir Utku Diril , Abhijit Chatterjee , Hsien-Hsin Sean Lee, Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.693, November 09-13, 2003 [doi>10.1109/ICCAD.2003.27]