Timing analysis considering temporal supply voltage fluctuation

ABSTRACT

This paper proposes an approach to cope with temporal power/ground voltage fluctuation for static timing analysis. The proposed approach replaces temporal noise with an equivalent power/ground voltage. This replacement reduces complexity that comes from the variety in noise waveform shape, and improves compatibility of power/ground noise aware timing analysis with conventional timing analysis framework. Experimental results show that the proposed approach can compute gate propagation delay considering temporal noise within 10% error in maximum and 0.5% in average.

REFERENCES

• 1: T. Mitsuhashi , E. S. Kuh, Power and ground network topology optimization for cell based VLSIs, Proceedings of the 29th ACM/IEEE conference on Design automation, p.524-529, June 08-12, 1992, Anaheim, California, United States
• 2: L. Smith, 'Decoupling Capacitor Calculations for CMOS Circuits," Proc. EPEP, pp. 101--105, 1994.
• 3: Jing Jia Liou , Angela Krstić , Yi Min Jiang , Kwang Ting Cheng, Path selection and pattern generation for dynamic timing analysis considering power supply noise effects, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 4: Geng Bai , Sudhakar Bobba , Ibrahim N. Hajj, Static timing analysis including power supply noise effect on propagation delay in VLSI circuits, Proceedings of the 38th conference on Design automation, p.295-300, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378489]
• 5: Lauren Hui Chen , Malgorzata Marek-Sadowska , Forrest Brewer, Coping with buffer delay change due to power and ground noise, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514131]
• 6: Sanjay Pant , David Blaauw , Vladimir Zolotov , Savithri Sundareswaran , Rajendran Panda, Vectorless Analysis of Supply Noise Induced Delay Variation, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.184, November 09-13, 2003 [doi>10.1109/ICCAD.2003.149]
• 7: Rubil Ahmadi , Farid N. Najm, Timing Analysis in Presence of Power Supply and Ground Voltage Variations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.176, November 09-13, 2003 [doi>10.1109/ICCAD.2003.142]
• 8: M. Hashimoto , J. Yamaguchi , H. Onodera, Timing analysis considering spatial power/ground level variation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.814-820, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382687]
• 9: M. Saint-Laurent and M. Swaminathan, "Impact of Power-Supply Noise on Timing in High-Frequency Microprocessors," IEEE Trans. Advanced Packaging, Vol. 27, No. 1, Feb. 2004.
• 10: M. Horowitz and W. Dally, "How Scaling Will Change Processor Architecture," Proc. ISSCC, pp. 132--133, 2004.