Oscillation ring based interconnect test scheme for SOC

ABSTRACT

We propose a novel oscillation ring (OR) test architecture for testing interconnects in SoC. In addition to stuck-at and open faults, this scheme can detect delay faults and crosstalk glitches. IEEE P1500 wrapper cells are modified. An efficient ring-generation algorithm is proposed to construct ORs based on a graph model. Experimental results on MCNC benchmark circuits show the feasibility of the scheme and the effectiveness of the algorithm. Our method achieves 100% fault coverage with a small number of tests.

REFERENCES

• 1: Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS), 2003.
• 2: Shahdad Irajpour , Shahin Nazarian , Lei Wang , Sandeep K. Gupta , Melvin A. Breuer, Analyzing Crosstalk in the Presence of Weak Bridge Defects, Proceedings of the 21st IEEE VLSI Test Symposium, p.385, April 27-May 01, 2003
• 3: M. Kaneko and K. Sakaguchi, "Oscillation Fault Diagnosis for Analog Circuits Based on Boundary Search with Perturbation Model," in Proc. IEEE ISCAS, pp93--96, 1994.
• 4: Karim Arabi , Bozena Kaminska, Oscillation Built-In Self Test (OBIST) Scheme for Functional and Structural Testing of Analog and Mixed-Signal Integrated Circuits, Proceedings of the IEEE International Test Conference, p.786-795, November 03-05, 1997
• 5: Wen Ching Wu , Chung Len Lee , Ming Shae Wu , Jwu E. Chen , Magdy S. Abadir, Oscillation Ring Delay Test for High Performance Microprocessors, Journal of Electronic Testing: Theory and Applications, v.16 n.1-2, p.147-155, Feb/April 2000 [doi>10.1023/A:1008365428314]
• 6: C. W. Yau and N. Jarwala, "A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects," in Proc. Int'l Test Conf., pp. 71--77, 1989.
• 7: F. DaSilva, Y. Zorian, L. Whetsel, K. Arabi, R. Kapur, "Overview of the ieee P1500 standard," in Proc. Int'l Test Conf., pp. 988--997, 2003.
• 8: IEEE P1500, http://grouper.ieee.org/groups/1500/.
• 9: K. S.-M. Li, C.-L. Lee, C. Su, J. E. Chen, "A Unified Detection Scheme and its Fault Effects of Interconnection Bus Crosstalk Faults in Deep Submicron VLSI" to be presented in Asia Test Sym., Nov. 2004.