Propagation delay fault: a new fault model to test delay faults

ABSTRACT

A new fault model, named propagation delay fault model, is proposed to test the gross gate delay defects modeled at each gate terminal and the distributed delay defects in the fault propagation paths. The proposed fault model assumes that the sum of the gross gate delay defect and the distributed delay defect are large enough to cause timing violation for all the paths passing through the fault site and the fault propagation path. Experimental results demonstrate that high fault coverage can be achieved in a reasonable amount of time and the test set size is comparable to the test set size generated for the transition fault model.

REFERENCES

• 1: J. A. Waicukauski, E. Lindbloom, B. K. Rosen, and V. S. Iyengar, "Transition Fault Simulation," in IEEE Design & Test of Computer, pp. 32--38, Apr. 1987.
• 2: V. S. Iyengar, B. K. Rosen, and J. A. Waicukauski, "On Computing the Sizes of Detected Delay Faults," in IEEE Trans. on CAD, Vol. 9, No. 3, pp.299--312, Mar. 1990.
• 3: Yaron Aizenbud , Paul Chang , Moshe Leibowitz , Dave Smith , Bernd Könemann , Vijay S. Iyengar , Barry K. Rosen, AC Test Quality: Beyond Transition Fault Coverage, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.568-577, September 20-24, 1992
• 4: K.-T. Cheng, "Transition Fault Testing for Sequential Circuits," IEEE Trans. on CAD, Vol. 12, No. 12, pp. 1971--1983, 1993.
• 5: J. Savir and S. Patil, "Broad-Side Delay Test," in IEEE Trans. on CAD, Vol. 13, No. 8, pp. 1232--1241, Aug. 1994.
• 6: Ananta K. Majhi , Vishwani D. Agrawal, Tutorial: Delay Fault Models and Coverage, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.364, January 04-07, 1998
• 7: J. L. Carter, V. S. Iyengar, and B. K. Rosen, "Efficient Test Coverage Determination for Delay Faults," in Proc. Intl. Test Conf., pp. 418--427, Sept. 1987.
• 8: G. L. Smith, "Model for Delay Faults Based upon Paths," in Proc. Intl. test conf., pp. 342--349, Sept. 1985.
• 9: C. J. Lin and S. M. Reddy, "On Delay Testing in Logic Circuits," in IEEE Trans. on CAD, pp. 694--703, Sept. 1987.
• 10: K. Fuchs, M. Pabst, and T. Rossel, "RESIST: A Recursive Test Pattern Generation Algorithm for Path Delay Faults Considering Various Test Classes," in IEEE Trans. on CAD, Vol. 13, pp.1550--1562, Dec. 1994.
• 11: Marwan A. Gharaybeh , Michael L. Bushnell , Vishwani D. Agrawal, Classification and Test Generation for Path-Delay FaultsUsing Single Struck-at Fault Tests, Journal of Electronic Testing: Theory and Applications, v.11 n.1, p.55-67, Aug. 1997 [doi>10.1023/A:1008247801050]
• 12: M. H. Schulz, F. Fink, and K. Fuchs, "Parallel Pattern Fault Simulation for Path Delay Faults," in Proc. 19th Fault Tolerant Comp. Symp., pp 44--51, Jul. 1989.
• 13: K.-T. Cheng and H.-C. Chen, "Classification and Identification of Nonrobust Untestable Path Delay Faults," in IEEE Trans. on CAD, Vol. 15, No. 8, pp. 845--853, Aug. 1996.
• 14: Ananta K. Majhi , Vishwani D. Agrawal , James Jacob , Lalit M. Patnaik, Line coverage of path delay faults, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.5, p.610-614, Oct., 2000 [doi>10.1109/92.894166]
• 15: E. S. Park and M. R. Mercer, "An Efficient Delay Test Generation System for Combinational Logic circuits," in IEEE Trans. on CAD, Vol 11, pp. 926--938, Jul. 1992.
• 16: A. K. Majhi , J. Jacob , L. M. Patnaik , V. D. Agrawal, On test coverage of path delay faults, Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication, p.418, January 03-06, 1996
• 17: Manish Sharma , Janak H. Patel, Finding a Small Set of Longest Testable Paths that Cover Every Gate, Proceedings of the 2002 IEEE International Test Conference, p.974, October 07-10, 2002
• 18: W. Qiu and D. M. H. Walker, "an Efficient Algorithm for Finding the K Longest Testable Paths Through Each Gate in a Combinational Circuit." Intl. Test Conf., pp.592--601, 2003.
• 19: K. Heragu , J. H. Patel , V. D. Agrawal, Segment delay faults: a new fault model, Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), p.32, April 28-May 01, 1996
• 20: Manish Sharma , Janak H. Patel, Testing of critical paths for delay faults, Proceedings of the IEEE International Test Conference 2001, p.634-641, October 30-November 01, 2001