ACM Home Page
Please provide us with feedback. Feedback
REMIC: design of a reactive embedded microprocessor core
Full text PdfPdf (379 KB)
Source Asia and South Pacific Design Automation Conference archive
Proceedings of the 2005 Asia and South Pacific Design Automation Conference table of contents
Shanghai, China
SESSION: Poster session I table of contents
Pages: 977 - 981  
Year of Publication: 2005
ISBN:0-7803-8737-6
Authors
Zoran Salcic  Auckland University, Auckland, New Zealand
Dong Hui  Auckland University, Auckland, New Zealand
Partha Roop  Auckland University, Auckland, New Zealand
Morteza Biglari-Abhari  Auckland University, Auckland, New Zealand
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
: Shanghai IC Industry Association
: IEEE SSCS Shanghai Chapter
: IEEE CAS
: IEEE Beijing Section
: Fudan University
: Chinese Institute of Electronics
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 18,   Citation Count: 4
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1120725.1120771
What is a DOI?

ABSTRACT

Reactivity on external events is an important feature of almost all embedded systems. In this paper we present the design of a new, reactive embedded microprocessor called REMIC, that supports reactivity in a new way following the paradigm of synchronous system level language Esterel. The rationale for REMIC design, its novel features with the design details and some performance figures are presented to demonstrate its suitability for embedded systems. Besides single processor systems, REMIC can be easily combined into multiple processor architectures that support real concurrency.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
S. Edwards et al., Design of Embedded Systems: Formal Models, Validation and Synthesis, Proceedings of the IEEE, Vol. 85, No. 3, 1997.
 
2
SystemC web site, www.systemc.org
 
3
F. Boussinot and R. de Simone, "The ESTEREL language," Proceedings of the IEEE, vol. 79, pp. 1293--1304, 1991.
 
4
Z. Salcic, P. S. Roop, M. Biglari-Abhari, A. Bigdeli, "REFLIX: A Processor Core with Native Support for Control Dominated Embedded Applications", Elsevier Journal of Microprocessors and Microsystems, Vol. 28, pp. 13--25, 2004
 
5
Z. Salcic and P. Roop, "Customizing Processors Cores to Support Reactivity", Proceedings of the International Conference on Engineering of Reconfigurable systems and Algorithms, CSREA Press, pp. 194--200, June 2004
 
6
D. Zier et al, "X32V: A Design of a Configurable Processor Core for Embedded Systems", Proceedings of the International Conference on Embedded Systems & Applications, CSREA Press, pp. 123--129, 2004
 
7
 
8
A. Senthia, "Solving System on Chip Design Challenges with the ARCform Development Platform", ARC Cores Ltd, San Jose, CA, 2001
 
9
Altera products literature, www.altera.com
10
 
11
 
12
Z. Salcic, P. Roop, D. Hui and I. Radojevic, "HiDRA: A New Architecture for Heterogeneous Embedded Systems", Proceedings of the International Conference on Embedded Systems & Applications, CSREA Press, pp. 164--170, June 2004
13

Collaborative Colleagues:
Zoran Salcic: colleagues
Dong Hui: colleagues
Partha Roop: colleagues
Morteza Biglari-Abhari: colleagues