| REMIC: design of a reactive embedded microprocessor core |
| Full text |
Pdf
(379 KB)
|
| Source
|
Asia and South Pacific Design Automation Conference
archive
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
table of contents
Shanghai, China
SESSION: Poster session I
table of contents
Pages: 977 - 981
Year of Publication: 2005
ISBN:0-7803-8737-6
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 2, Downloads (12 Months): 18, Citation Count: 4
|
|
|
ABSTRACT
Reactivity on external events is an important feature of almost all embedded systems. In this paper we present the design of a new, reactive embedded microprocessor called REMIC, that supports reactivity in a new way following the paradigm of synchronous system level language Esterel. The rationale for REMIC design, its novel features with the design details and some performance figures are presented to demonstrate its suitability for embedded systems. Besides single processor systems, REMIC can be easily combined into multiple processor architectures that support real concurrency.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
S. Edwards et al., Design of Embedded Systems: Formal Models, Validation and Synthesis, Proceedings of the IEEE, Vol. 85, No. 3, 1997.
|
| |
2
|
SystemC web site, www.systemc.org
|
| |
3
|
F. Boussinot and R. de Simone, "The ESTEREL language," Proceedings of the IEEE, vol. 79, pp. 1293--1304, 1991.
|
| |
4
|
Z. Salcic, P. S. Roop, M. Biglari-Abhari, A. Bigdeli, "REFLIX: A Processor Core with Native Support for Control Dominated Embedded Applications", Elsevier Journal of Microprocessors and Microsystems, Vol. 28, pp. 13--25, 2004
|
| |
5
|
Z. Salcic and P. Roop, "Customizing Processors Cores to Support Reactivity", Proceedings of the International Conference on Engineering of Reconfigurable systems and Algorithms, CSREA Press, pp. 194--200, June 2004
|
| |
6
|
D. Zier et al, "X32V: A Design of a Configurable Processor Core for Embedded Systems", Proceedings of the International Conference on Embedded Systems & Applications, CSREA Press, pp. 123--129, 2004
|
| |
7
|
|
| |
8
|
A. Senthia, "Solving System on Chip Design Challenges with the ARCform Development Platform", ARC Cores Ltd, San Jose, CA, 2001
|
| |
9
|
Altera products literature, www.altera.com
|
 |
10
|
|
| |
11
|
|
| |
12
|
Z. Salcic, P. Roop, D. Hui and I. Radojevic, "HiDRA: A New Architecture for Heterogeneous Embedded Systems", Proceedings of the International Conference on Embedded Systems & Applications, CSREA Press, pp. 164--170, June 2004
|
 |
13
|
|
CITED BY 4
|
|
|
|
|
Ben Lickly , Isaac Liu , Sungjun Kim , Hiren D. Patel , Stephen A. Edwards , Edward A. Lee, Predictable programming on a precision timed architecture, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA
|
|
|
Simon Yuan , Sidharta Andalam , Li Hsien Yoong , Partha S. Roop , Zoran Salcic, STARPro --- A new multithreaded direct execution platform for Esterel, Electronic Notes in Theoretical Computer Science (ENTCS), v.238 n.1, p.37-55, June, 2009
|
|
|
|
|