A multi-level transmission line network approach for multi-giga hertz clock distribution

ABSTRACT

In high performance systems, process variations and fluctuations of operating environments have significant impact on the clock skew. Recently, hybrid structures of H-tree and mesh [2,15,18,19] were proposed to distribute the clock signal with a balanced H-tree and lock the skew using the shunt effect of the mesh. However, in multi-giga hertz regime, the RC model [15] of the mesh is no longer valid. The inductance effect of the mesh can even make the skew worse. In this paper, we investigate the use of a novel architecture which incorporates multiple level transmission line shunts to distribute global clock signal. We derive the analytical expression of the skew reduction contributed by the shunt of a transmission line with the length of an integral multiple of clock wavelength. Based on the analytical skew expression, we adopt convex programming techniques to optimize the wire widths of the multi-level transmission line network. Simulation results show that the multilevel network achieves below 4ps skew for 10GHz clock rate.

REFERENCES

• 1: F. E. Anderson, et al, The Core Clock System on the Next Generation Itanium#8482; Microprocessor, ISSCC 2002 Session 8.5.
• 2: N. Bindal, T. Kelly, N. Velastegul, and K. L. Wong, "Scalable sub-10ps Skew Global Clock Distribution for a 90nm Multi-GHz IA Microprocessor," ISSCC 2003, Session 19.7
• 3: D. Boning and S. Nassif, Models of Process Variations in Device and Interconnect, in Design of High Performance Microprocessor Circuits, Editors: A. Chandrakasan, W. Bowhill, F. Fox, IEEE Press, 2000
• 4: C. K. Cheng, et al, Interconnect Analysis and Synthesis, 2000, Wiley Interscience.
• 5: V. L. Chi, Salphasic Distribution of Clock Signals for Synchronous Systems, IEEE Transactions on Computers, v.43 n.5, p.597-602, May 1994 [doi>10.1109/12.280806]
• 6: Madhav P. Desai , Radenko Cvijetic , James Jensen, Sizing of clock distribution networks for high performance CPU chips, Proceedings of the 33rd annual conference on Design automation, p.389-394, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240593]
• 7: I. Galton, D. A. Towne, J. J. Rosenberg, and H. T. Jensen, "Clock Distribution Using Coupled Oscillators," ISCAS pp.
• 8: V. Gutnik and A. P. Chandrakasan, "Active GHz clock network using distributed PLLs," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1553--1560, Nov. 2001
• 9: Les Hall , Mark Clements , Wentai Liu , Griff Bilbro, Clock Distribution Using Cooperative Ring Oscillators, Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97), p.62, September 15-16, 1997
• 10: M. Kamon, M. J. Tsuk, and J. K. White, FastHenry: A multipole-accelerated 3-d inductance extraction program. IEEE Trans. on Microwave Theory and Techniques, 42(9):1750--8, September 1994.
• 11: N. A. Kurd, et al, A Multigigahertz Clocking Scheme for the Pentium® 4 Microprocessor, IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, Nov. 2001 pp. 1647--53.
• 12: Vikas Mehrotra , Duane S. Boning, Modeling the effects of systematic process variation on circuit performance, 2001
• 13: M. Mori et al., "A Multiple Level Network Approach for Clock Skew Minimization with Process Variations," UCSD Technical Report, CS2003--0756
• 14: Frank O'Mahony , C. Patrick Yue , Mark A. Horowitz , S. Simon Wong, Design of a 10GHz clock distribution network using coupled standing-wave oscillators, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776005]
• 15: M. Orshansky, L. Milor, P. Chen, K. Keutzer and C. Hu, Impact of Spatial Intrachip Gate Length Variability on the Performance of High-Speed Digital Circuit, IEEE trans. on CAD, p.544--553; vol. 21, No. 5, May 2002
• 16: P. J. Restle, et al, A Clock Distribution Network for Microprocessors, IEEE Journal of Solid-State Circuits, Vol. 36, No. 5, May 2001 pp. 792--99.
• 17: P. J. Restle, et al, The Clock Distribution of the Power4 Microprocessor, ISSCC 2002, Session 8.4.
• 18: On the Micro-Architectural Impact of Clock Distribution Using Multiple PLLs, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.214, September 23-26, 2001