Analysis of buffered hybrid structured clock networks

ABSTRACT

This paper presents a novel approach for fast transient analysis of buffered hybrid structured clock networks. The new method applies structure reduction and relaxed hierarchical analysis methods to reduce the circuit complexity and speedup the simulation. A simple controlled sources model is used for modeling clock buffers to deal with nonlinearity in the buffered clock trees. Our experiment results show that the proposed algorithm is about two orders of magnitude faster than HSPICE without loss on accuracy and stability. The relatively errors on delay times are within a few percent of the exact ones.

REFERENCES

• 1: Haihua Su , Sachin S. Sapatnekar, Hybrid structured clock network construction, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 2: P. J. Restle, et al, "A clock distribution network for microprocessors", IEEE Journal of Solid-State Circuits, Vol.36, No. 5, May 2001 pp. 792--99
• 3: L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis", IEEE Trans. on Computer-Aided Design vol. 9 No. 4, April 1990, pp.352--366
• 4: A. Odabasioglu, M. Celik and L. T. Pilleggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm", IEEE Trans. on Computer-Aided Design vol. 17 Aug. 1998, pp. 645--654.
• 5: Yehea I. Ismail, Improved model-order reduction by using spacial information in moments, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.900-908, October 2003 [doi>10.1109/TVLSI.2003.817138]
• 6: Madhav P. Desai , Radenko Cvijetic , James Jensen, Sizing of clock distribution networks for high performance CPU chips, Proceedings of the 33rd annual conference on Design automation, p.389-394, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240593]
• 7: Tsung-Hao Chen , Charlie Chung-Ping Chen, Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods, Proceedings of the 38th conference on Design automation, p.559-562, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379023]
• 8: Future SOC Design Challenges and Solutions, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.534, March 18-21, 2002
• 9: P. J. Restle, and A. Deutsch, "Design the best Clock network", Proc IEEE VLSI Circuit Symposium 1998 pp. 2--5
• 10: D. Kucar, and A. Vannelli, "Interconnection modeling using distributed RLC models", Proc IEEE international workshop on System-on-Chip for Real-Time Applications, July 2003, pp. 32--35
• 11: Yi Zou , Yici Cai , Qiang Zhou , Xianlong Hong , Sheldon X. -D. Tan, A Fast Delay Analysis Algorithm for The Hybrid Structured Clock Network, Proceedings of the IEEE International Conference on Computer Design (ICCD'04), p.344-349, October 11-13, 2004
• 12: K. D. Boese and A. B. Kahng, "Zero skew clock routing trees with minimum wire length", Proc. IEEE Int. Conf. ASICs Sept. 1992, pp.1.1.1--1.1.5
• 13: Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• 14: Min Zhao , Rajendran V. Panda , Sachin S. Sapatnekar , Tim Edwards , Rajat Chaudhry , David Blaauw, Hierarchical analysis of power distribution networks, Proceedings of the 37th conference on Design automation, p.150-155, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337355]
• 15: Masanori Hashimoto , Yuji Yamada , Hidetoshi Onodera, Equivalent Waveform Propagation for Static Timing Analysis, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.169, November 09-13, 2003 [doi>10.1109/ICCAD.2003.64]