A Huffman-based coding with efficient test application

ABSTRACT

Test compression / decompression method using variable length coding is an efficient method for reducing the test application cost, i.e., test application time and the size of the storage of an LSI tester. However, some coding imposes slow test application, and consequently it requires large test application time in spite of its high compression. In this paper, we clarify the fact that test application time depends on the compression ratio and the length of codewords, and then propose a new Huffman-based coding method for achieving small test application time in a given test environment. The proposed coding method adjusts both of the compression ratio and the length of the cord words to the test environment. Experimental results show that the proposed method can archieve small test application time while keeping high compression ratio.

REFERENCES

• 1: Abhijit Jas , Nur A. Touba, Test vector decompression via cyclical scan chains and its application to testing core-based designs, Proceedings of the 1998 IEEE International Test Conference, p.458-464, October 18-22, 1998
• 2: Lei Li , Krishnendu Chakrabarty, Test Data Compression Using Dictionaries with Fixed-Length Indices, Proceedings of the 21st IEEE VLSI Test Symposium, p.219, April 27-May 01, 2003
• 3: Wenjing Rao , Ismet Bayraktaroglu , Alex Orailoglu, Test application time and volume compression through seed overlapping, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776020]
• 4: V. Iyengar , K. Chakrabarty , B. T. Murray, 19.1 Built-In Self Testing of Sequential Circuits Using Precomputed Test Sets, Proceedings of the 16th IEEE VLSI Test Symposium, p.418, April 26-30, 1998
• 5: Abhijit Jas , Jayabrata Ghosh-Dastidar , Nur A. Touba, Scan Vector Compression/Decompression Using Statistical Coding, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.114, April 26-30, 1999
• 6: Anshuman Chandra , Krishnendu Chakrabarty, Test Data Compression for System-on-a-Chip Using Golomb Codes, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.113, April 30-May 04, 2000
• 7: Anshuman Chandra , Krishnendu Chakrabarty, Frequency-Directed Run-Length (FDR) Codes with Application to System-on-a-Chip Test Data Compression, Proceedings of the 19th IEEE VLSI Test Symposium, p.42, March 29-April 03, 2001
• 8: P. Gonciari , B. Al-Hashimi , N. Nicolici, Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression, Proceedings of the conference on Design, automation and test in Europe, p.604, March 04-08, 2002
• 9: Hideyuki Ichihara , Atsuhiro Ogawa , Tomoo Inoue , Akio Tamura, Dynamic Test Compression Using Statistical Coding, Proceedings of the 10th Asian Test Symposium, p.143, November 19-21, 2001
• 10: H. Ichihara and T. Inoue, "A Test Decompression Scheme for Variable-Length Coding," Proc. DELTA, pp. 396--400, 2002.
• 11: Erik H. Volkerink , Ajay Khoche , Subhasish Mitra, Packet-Based Input Test Data Compression Techniques, Proceedings of the 2002 IEEE International Test Conference, p.154, October 07-10, 2002
• 12: Hideyuki Ichihara , Masakuni Ochi , Michihiro Shintani , Tomoo Inoue, A Test Decompression Scheme for Variable-Length Coding, Proceedings of the 13th Asian Test Symposium (ATS'04), p.426-431, November 15-17, 2004 [doi>10.1109/ATS.2004.17]
• 13: M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, memory & Mixed-Signal VLSI Circuits, Kluwer Academic Publishers, 2000.
• 14: Ranganathan Sankaralingam , Rama Rao Oruganti , Nur A. Touba, Static Compaction Techniques to Control Scan Vector Power Dissipation, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.35, April 30-May 04, 2000
• 15: Anshuman Chandra , Krishnendu Chakrabarty, Reduction of SOC test data volume, scan power and testing time using alternating run-length codes, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514090]
• 16: I. Bayraktaroglu and A. Orailoglu, "Test Volume and Application Time Reduction Through Scan Chain Concealment," Proc. DAC, pp. 145--150, 2002.