Test compression for scan circuits using scan polarity adjustment and pinpoint test relaxation

ABSTRACT

This paper presents a test compression method that effectively derives the capability of a run-length based encoding. The method employs two techniques: scan polarity adjustment and pinpoint test relaxation. Given a test set for a full-scan circuit, scan polarity adjustment selectively flips the values of some scan cells in test patterns. It can be realized by changing connections between two scan cells so that the inverted output of a scan cell, Q, is connected to the next scan cell. Pinpoint test relaxation flips some specified 1s in the test patterns to 0s without any fault coverage loss. Both techniques are applied by referring to a gain-penalty table to determine scan cells or bits to be flipped. Experimental results on ISCAS'89 benchmark circuits show that the proposed method could reduce test data volume by 36%. Switching activities, i.e. test power during scan testing, were also reduced.

REFERENCES

• 1: I. Pomeranz, L. N. Reddy and S. M. Reddy, "COMPACTEST: A Method to Generate Compact test Sets for Combinational Circuits," IEEE Trans. CAD, pp. 1040--1049, Jul. 1993.
• 2: S. Kajihara, I. Pomeranz, K. Kinoshita and S. M. Reddy, "Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits," IEEE Trans. CAD, pp. 1496--1504, Dec. 1995.
• 3: Ilker Hamzaoglu , Janak H. Patel, Test set compaction algorithms for combinational circuits, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.283-289, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288615]
• 4: Sybille Hellebrand , Janusz Rajski , Steffen Tarnick , Srikanth Venkataraman , Bernard Courtois, Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, IEEE Transactions on Computers, v.44 n.2, p.223-233, February 1995 [doi>10.1109/12.364534]
• 5: Sybille Hellebrand , Hua-Guo Liang , Hans-Joachim Wunderlich, A MIXED MODE BIST SCHEME BASED ON RESEEDING OF FOLDING COUNTERS, Proceedings of the 2000 IEEE International Test Conference, p.778, October 03-05, 2000
• 6: C. C. Krishna , Abhijit Jas , Nur A. Touba, Test vector encoding using partial LFSR reseeding, Proceedings of the IEEE International Test Conference 2001, p.885-893, October 30-November 01, 2001
• 7: A. Chandra and K. Chakrabarty, "System-on-a-chip test data compression and decompression architectures based on Golomb codes", IEEE Transactions on CAD/ICAS, vol. 20, pp. 355--368, March 2001.
• 8: Anshuman Chandra , Krishnendu Chakrabarty, Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes, IEEE Transactions on Computers, v.52 n.8, p.1076-1088, August 2003 [doi>10.1109/TC.2003.1223641]
• 9: A. El-Maleh, R. Al-Abaji, "Extended Frequency-directed Runlength Codes with Improved Application to System-on-a-Chip Test Data Compression," Int'l Conf. Electronics, Circuits and Systems, pp. 449--452, 2002.
• 10: Abhijit Jas , Jayabrata Ghosh-Dastidar , Nur A. Touba, Scan Vector Compression/Decompression Using Statistical Coding, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.114, April 26-30, 1999
• 11: Hideyuki Ichihara , Kozo Kinoshita , Irith Pomeranz , Sudhakar M. Reddy, Test Transformation to Improve Compaction by Statistical Encoding, Proceedings of the 13th International Conference on VLSI Design, p.294, January 04-07, 2000
• 12: Ismet Bayraktaroglu , Alex Orailoglu, Test volume and application time reduction through scan chain concealment, Proceedings of the 38th conference on Design automation, p.151-155, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378388]
• 13: Sudhakar M. Reddy , Kohei Miyase , Seiji Kajihara , Irith Pomeranz, On Test Data Volume Reduction for Multiple Scan Chain Designs, Proceedings of the 20th IEEE VLSI Test Symposium, p.103, April 28-May 02, 2002
• 14: P. Gonciari , B. Al-Hashimi , N. Nicolici, Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression, Proceedings of the conference on Design, automation and test in Europe, p.604, March 04-08, 2002
• 15: L. Schafer, R. Dorsch, H. -J. Wunderlich, "RESPIN++ -Deterministic Embedded Test," European Test Workshop, pp.37--44, May 2002.
• 16: M. Schulz, E. Trischler, and T. Sarfert, "SOCRATES: A Highly Efficient Automatic Test Pattern Generation System," IEEE Trans. on CAD., pp. 126--137, Jan. 1988.
• 17: Seiji Kajihara , Kohei Miyase, On identifying don't care inputs of test patterns for combinational circuits, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 18: Don't-Care Identification on Specific Bits of Test Patterns, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.194, September 16-18, 2002
• 19: P. Goel, and B. C. Rosales, "Test Generation and Dynamic Compaction of Tests," Digest of Papers 1979 Test Conf., pp. 189--192, Oct. 1979.
• 20: Using an Embedded Processor for Efficient Deterministic Testing of Systems-on-a-Chip, Proceedings of the 1999 IEEE International Conference on Computer Design, p.418, October 10-13, 1999
• 21: Seiji Kajihara , Yasumi Doi , Lei Li , Krishnendu Chakrabarty, On Combining Pinpoint Test Set Relaxation and Run-Length Codes for Reducing Test Data Volume, Proceedings of the 21st International Conference on Computer Design, p.387, October 13-15, 2003
• 22: Ozgur Sinanoglu , Ismet Bayraktaroglu , Alex Orailoglu, Test Power Reduction through Minimization of Scan Chain Transitions, Proceedings of the 20th IEEE VLSI Test Symposium, p.166, April 28-May 02, 2002
• 23: Seiji Kajihara , Koji Ishida , Kohei Miyase, Test Vector Modification for Power Reduction during Scan Testing, Proceedings of the 20th IEEE VLSI Test Symposium, p.160, April 28-May 02, 2002