Buffering global interconnects in structured ASIC design

ABSTRACT

Structured ASICs present an attractive alternative to reducing design costs and turnaround times in nanometer designs. As with conventional ASICs, such designs require global wires to be buffered. However via-programmable designs must prefabricate and preplace buffers in the layout. This paper proposes a novel and accurate statistical estimation technique for distributing prefabricated buffers through a layout. It employs Rent's rule to estimate the buffer distribution required for the layout, so that an appropriate structured ASIC may be selected for the design. Experimental results show that the estimation for a uniform buffer distribution is accurate and economic.

REFERENCES

• 1: Chetan Patel , Anthony Cozzie , Herman Schmit , Larry Pileggi, An architectural exploration of via patterned gate arrays, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA [doi>10.1145/640000.640039]
• 2: L. Pileggi , H. Schmit , A. J. Strojwas , P. Gopalakrishnan , V. Kheterpal , A. Koorapaty , C. Patel , V. Rovner , K. Y. Tong, Exploring regular fabrics to optimize the performance-cost trade-off, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776031]
• 3: Yajun Ran , Malgorzata Marek-Sadowska, On designing via-configurable cell blocks for regular fabrics, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996624]
• 4: Bo Hu , Hailin Jiang , Qinghua Liu , Malgorzata Marek-Sadowska, Synthesis and placement flow for gain-based programmable regular fabrics, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA [doi>10.1145/640000.640041]
• 5: V. Kheterpal , A. J. Strojwas , L. Pileggi, Routing architecture exploration for regular fabrics, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996625]
• 6: Prashant Saxena , Noel Menezes , Pasquale Cocchini , Desmond A. Kirkpatrick, The scaling challenge: can correct-by-construction design help?, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA [doi>10.1145/640000.640014]
• 7: Jason Cong , Tianming Kong , David Zhigang Pan, Buffer block planning for interconnect-driven floorplanning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.358-363, November 07-11, 1999, San Jose, California, United States
• 8: Charles J. Alpert , Jiang Hu , Sachin S. Sapatnekar , Paul Villarrubia, A practical methodology for early buffer and wire resource allocation, Proceedings of the 38th conference on Design automation, p.189-194, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378461]
• 9: Kun-Cheng Wu , Yu-Wen Tsai, Structured ASIC, evolution or revolution?, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA [doi>10.1145/981066.981088]
• 10: C. W. Sham and E. F. Y. Young, "Routability Driven Floorplanner with Buffer Block Planning," IEEE Trans. on Comput.-Aided Design, 22(4), April 2003, pp. 470--480.
• 11: B. S. Landman and R. L. Russo, "On a Pin Versus Block Relationship for Partitions of Logic Graphs," IEEE Trans. on Comput., vol. C-20, December 1971, pp. 1469--1479.
• 12: J. A. Davis, V. K. De and J. D. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI) - Part I: Derivation and Validation," IEEE Trans. Elec. Dev., 45(3), March 1998, pp. 580--589.
• 13: Jurjen Westra , Chris Bartels , Patrick Groeneveld, Probabilistic congestion prediction, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA [doi>10.1145/981066.981110]
• 14: J. Cong, Y. Ding, "Flowmap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs," IEEE Trans. on Comput. Aided Design, 13(1), January 1994, pp. 1--12.
• 15: Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
• 16: J. Cong, "Challenges and Opportunities for Design Innovations in Nanometer Technologies," Invited Semiconductor Research Corporation Design Sciences Concept Paper, January 1998.
• 17: Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2003.
• 18: http://www-users.cs.umn.edu/~karypis/metis/hmetis/