Integer linear programming-based synthesis of skewed logic circuits

ABSTRACT

We present an integer linear programming-based approach for solving the logic reconvergence problem in skewed logic circuits with minimal logic duplication cost. A simplification technique is applied to reduce the complexity of the ILP problem greatly so that the run time is more affordable. Experimental results show that an average of 18% of original gates are duplicated in skewed logic circuits, whereas 65% in Domino logic circuits are duplicated. The average power saving over Domino logic circuits is 40.9%.

REFERENCES

• 1: Synthesis of Selectively Clocked Skewed Logic Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.229, March 18-21, 2002
• 2: Sujit Dey , Franc Brglez , Gershon Kedem, Corolla based circuit partitioning and resynthesis, Proceedings of the 27th ACM/IEEE conference on Design automation, p.607-612, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123416]
• 3: M. R. Prasad, D. Kirkpatrick, R. K. Brayton, and A. Sangiovanni-Vincentelli. Domino logic synthesis and technology mapping. In Proc. Int. Workshop on Logic Synthesis, May 1997.
• 4: Ruchir Puri , Andrew Bjorksten , Thomas E. Rosser, Logic optimization by output phase assignment in dynamic logic synthesis, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.2-7, November 10-14, 1996, San Jose, California, United States
• 5: Naran Sirisantana , Aiqun Cao , Shawn Davidson , Cheng Kok Koh , Kaushik Roy, Selectively clocked skewed logic (SCSL): low-power logic style for high-performance applications, Proceedings of the 2001 international symposium on Low power electronics and design, p.267-270, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383160]
• 6: Skewed CMOS: Noise-Immune High-Performance Low-Power Static Circuit Family, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.241, September 17-20, 2000
• 7: Design and Synthesis of Monotonic Circuits, Proceedings of the 1999 IEEE International Conference on Computer Design, p.569, October 10-13, 1999
• 8: M. Zhao and S. S. Sapatnekar. Dual-monotonic domino gate mapping and optimal output phase assignment of domino logic. In Proc. IEEE Int. Symp. on Circuits and Systems, pages 309--312, May 2000.