Current-driven wire planning for electromigration avoidance in analog circuits

ABSTRACT

Electromigration due to insufficient wire width can cause the premature failure of a circuit. The ongoing reduction of circuit feature sizes has aggravated the problem over the last couple of years, especially with analog circuits. It is therefore an important reliability issue to consider current densities already in the physical design stage. We present a new methodology capable of routing analog multi-terminal signal nets with current-dependent wire widths. It is based on current-driven wire planning which effectively determines all branch currents prior to detailed routing. We also discuss successful applications of our methodology in commercial analog circuit design.

REFERENCES

• 1: J. R. Black, "Electromigration - a brief survey and some recent results", Proc. IEEE Int. Reliability Physics Symposium, Dec. 1968, pp. 338--347.
• 2: F. M. D'Heurle, "Electromigration and failure in electronics: an introduction", Proc. of the IEEE, Vol. 59, no. 10, 1971, pp. 1409--1417.
• 3: D. Young, A. Christou, "Failure mechanism models for electromigration", IEEE Trans. on Reliability, Vol. 43, no. 2, 1994, pp. 186--192.
• 4: Z. A. Syed, A. Gamal, "Single layer routing of power and ground networks in integrated circuits", Journal of Digital Systems, vol. VI, no. 1, 1982, pp. 53--63.
• 5: H.-J. Rothermel, D. A. Mlynski, "Automatic variable-width routing for VLSI", IEEE TCAD, vol. CAD-2, no. 4, Oct. 1983, pp. 271--284.
• 6: Anderew S. Moulton, Laying the power and ground wires on a VLSI chip, Proceedings of the 20th conference on Design automation, p.754-755, June 27-29, 1983, Miami Beach, Florida, United States
• 7: S. Haruyama, D. Fussel, "A new area-efficient power routing algorithm for VLSI layout", Proc. ICCAD, 1987, pp. 38--41.
• 8: S. Chowdhury, An automated design of minimum-area IC power/ground nets, Proceedings of the 24th ACM/IEEE conference on Design automation, p.223-229, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37927]
• 9: T. Mitsuhashi , E. S. Kuh, Power and ground network topology optimization for cell based VLSIs, Proceedings of the 29th ACM/IEEE conference on Design automation, p.524-529, June 08-12, 1992, Anaheim, California, United States
• 10: Joon-Seo Yim , Seong-Ok Bae , Chong-Min Kyung, A floorplan-based planning methodology for power and clock distribution in ASICs, Proceedings of the 36th ACM/IEEE conference on Design automation, p.766-771, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310054]
• 11: Xiang-Dong Tan , C.-J. Richard Shi , Dragos Lungeanu , Jyh-Chwen Lee , Li-Pen Yuan, Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings, Proceedings of the 36th ACM/IEEE conference on Design automation, p.78-83, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309880]
• 12: Thorsten Adler , Erich Barke, Single step current driven routing of multiterminal signal nets for analog applications, Proceedings of the conference on Design, automation and test in Europe, p.446-450, March 27-30, 2000, Paris, France [doi>10.1145/343647.343817]
• 13: Thorsten Adler , Hiltrud Brocke , Lars Hedrich , Erich Barke, A current driven routing and verification methodology for analog applications, Proceedings of the 37th conference on Design automation, p.385-389, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337505]
• 14: Jens Lienig , Goeran Jerke , Thorsten Adler, Electromigration Avoidance in Analog Circuits: Two Methodologies for Current-Driven Routing, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.372, January 07-11, 2002
• 15: J. R. Black, "Physics of electromigration", Proc. IEEE Int. Reliability Physics Symposium, 1983, pp. 142--149.
• 16: G. Jerke , J. Lienig, Hierarchical Current Density Verification for Electromigration Analysis in Arbitrary Shaped Metallization Patterns of Analog Circuits, Proceedings of the conference on Design, automation and test in Europe, p.464, March 04-08, 2002