Experience in critical path selection for deep sub-micron delay test and timing validation

ABSTRACT

Critical path selection is an indispensable step for AC delay test and timing validation. Traditionally, this step relies on the construction of a set of worse-case paths based upon discrete timing models. However, the assumption of discrete timing models can be invalidated by timing defects and process variation in the deep sub-micron domain, which are often continuous in nature. As a result, critical paths defined in a traditional timing analysis approach may not be truly critical in reality. In this paper, we propose using a statistical delay evaluation framework for estimating the quality of a path set. Based upon the new framework, we demonstrate how the traditional definition of a critical path set may deviate from the true critical path set in the deep sub-micron domain. To remedy the problem, we discuss improvements to the existing path selection strategies by including new objectives. We then compare statistical approaches with traditional approaches based upon experimental analysis of both defect-free and defect-injected cases.

REFERENCES

• 1: Keith Baker , Guido Gronthoud , Maurice Lousberg , Ivo Schanstra , Charles Hawkins, Defect-Based Delay Testing of Resistive Vias-Contacts A Critical Evaluation, Proceedings of the 1999 IEEE International Test Conference, p.467, September 28-30, 1999
• 2: M. A. Breuer, C. Gleason, and S. Gupta. New Validation and Test Problems for High Performance Deep Sub-Micron VLSI Circuits. Tutorial Notes, IEEE VLSI Test Symposium, April 1997.
• 3: Robert C. Aiken, Nanometer Technology Effects on Fault Models for IC Testing, Computer, v.32 n.11, p.46-51, November 1999 [doi>10.1109/2.803640]
• 4: Kwang-Ting Chueng , Sujit Dey , Mike Rodgers , Kaushik Roy, Test challenges for deep sub-micron technologies, Proceedings of the 37th conference on Design automation, p.142-149, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337353]
• 5: Jing-Jia Liou , Angela Krstic , Kwang-Ting Cheng , Deb Aditya Mukherjee , Sandip Kundu, Performance sensitivity analysis using statistical method and its applications to delay, Proceedings of the 2000 conference on Asia South Pacific design automation, p.587-592, January 2000, Yokohama, Japan [doi>10.1145/368434.368817]
• 6: Jing-Jia Liou , Li-C. Wang , Kwang-Ting Cheng, On theoretical and practical considerations of path selection for delay fault testing, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.94-100, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774586]
• 7: W.-N. Li, S. M. Reddy, and S. K. Sahni. On Path Selection in Combinational Logic Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 8(1):56--63, January 1989.
• 8: W.-N. Li, S. M. Reddy, and S. K. Sahni. Long and Short Covering Edges in Combinational Logic Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(12):1245--1253, December 1990.
• 9: S. Tani , M. Teramoto , T. Fukazawa , K. Matsuhiro, 9.1 Efficient Path Selection for Delay Testing Based on Partial Path Evaluation, Proceedings of the 16th IEEE VLSI Test Symposium, p.188, April 26-30, 1998
• 10: C. P. Ravikumar , Nitin Agrawal , Parul Agarwal, Hierarchical Delay Test Generation, Journal of Electronic Testing: Theory and Applications, v.10 n.3, p.231-244, June 1997 [doi>10.1023/A:1008267608838]
• 11: K. Antreich, A. Ganz, and P. Tafertshofer. Statistical Analysis of Delay Faults-Theory and Efficient Computation. AEU-International Journal of Electronics and Communications, 51(3):117--130, May 1997.
• 12: Rafi Levy , David Blaauw , Gabi Braca , Aurobindo Dasgupta , Amir Grinshpon , Chanlee Oh , Boaz Orshav , Supamas Sirichotiyakul , Vladimir Zolotov, ClariNet: a noise analysis tool for deep submicron design, Proceedings of the 37th conference on Design automation, p.233-238, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337400]
• 13: Jing-Jia Liou , Kwang-Ting Cheng , Deb Aditya Mukherjee, Path Selection for Delay Testing of Deep Sub-Micron Devices Using Statistical Performance Sensitivity Analysis, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.97, April 30-May 04, 2000
• 14: Jing-Jia Liou , Angela Krstic , Li-C. Wang , Kwang-Ting Cheng, False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514061]
• 15: A. Krstić and K.-T. Cheng. Delay Fault Testing for VLSI Circuits. Kluwer Academic Publishers, Boston, MA, 1998.
• 16: M. Sivaraman and A. Strojwas. Path Delay Fault Diagnosis and Coverage-A Metric and an Estimation Technique. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(3):440--457, March 2001.
• 17: Anacad. Eldo v4.4.x User's Manual. 1996.