ACM Home Page
Please provide us with feedback. Feedback
Congestion driven incremental placement algorithm for standard cell layout
Full text PdfPdf (164 KB)
Source Asia and South Pacific Design Automation Conference archive
Proceedings of the 2003 Asia and South Pacific Design Automation Conference table of contents
Kitakyushu, Japan
SESSION: Placement table of contents
Pages: 723 - 728  
Year of Publication: 2003
ISBN:0-7803-7660-9
Authors
Zhuoyuan Li  Tsinghua University, Beijing, P.R. China
Weimin Wu  Tsinghua University, Beijing, P.R. China
Xianlong Hong  Tsinghua University, Beijing, P.R. China
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IPSJ : Information Processing Society of Japan
IEICE : Institute of Electronics, Information and Communication Engineers
: IEEE Circuits and Systems Society
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 15,   Citation Count: 4
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1119772.1119934
What is a DOI?

ABSTRACT

Congestion minimization is the least understood in placement objectives, however, it models routability most accurately. In this paper, a new incremental placement algorithm C-ECOP for standard cell layout is presented to reduce routing congestion. Congestion estimation is based on a new routing model and a more accurate cost function. An integer linear programming (ILP) problem is formulated to determine cell flow direction and avoid the conflictions between adjacent congestion areas. Experimental results show that the algorithm can considerably reduce routing congestion and preserve the performance of the initial placement with high speed.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
A. E. Dunlop and B. W. Kernighan, "A procedure for placement of standard cell VLSI circuits," IEEE Trans. Computer Aided Design, vol. 4, pp. 92--98, Jan. 1985.
2
 
3
Saab et. al, "A fast clustering-based Min-cut placement algorithm with simulated-annealing performance," VLSI Design: Int. J. Custom-Chip Design, Simulation, Testing, vol. 5, no. 1, pp. 37--48, 1996.
 
4
G. Meixner and U. Lauther, "Congestion-driven placement using a new multi-partitioning heuristic," in Proc. Int. Conf. Computer-Aided Design, Nov. 1990, pp. 332--335.
 
5
Zhuoyuan Li, Weimin Wu, Xianlong Hong, Jun Gu, "Incremental placement algorithm for standard-cell layout", Circuits and Systems, 2002 IEEE International Symposium on, Volume: 2, 2002, Page(s): 883--886.
6
 
7
 
8
Maogang Wang; Xiaojian Yang; Sarrafzadeh, M., "Congestion minimization during placement", Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Volume: 19 Issue: 10, Oct. 2000, Page(s): 1140--1148
9
10
 
11
12
 
13
 
14


Collaborative Colleagues:
Zhuoyuan Li: colleagues
Weimin Wu: colleagues
Xianlong Hong: colleagues