Simultaneous floorplanning and buffer block planning

ABSTRACT

As technology advances and the number of interconnections among modules rapidly increases, timing closure and design convergence are the most important concerns. Hence, it is desirable to consider interconnect optimization as early as possible. In this paper, we first address simultaneous floorplanning and buffer block planning (i.e., integrating buffer block planning into floorplanning) for interconnect optimization. Experimental results show that our method can significantly improve the interconnect delay and reduce the number of buffers needed.

REFERENCES

• 1: C. J. Alpert, T. C. Hu, J. H. Huang, A. B. Kahng, and D. Karger, "Prim-Dijkstra Tradeoffs for Improved Performance-Driven Routing Tree Design," IEEE Trans. on Computer-Aided Design, Volume 14, Issue 7, July 1995, pp. 890--896.
• 2: Charles J. Alpert , Jiang Hu , Sachin S. Sapatnekar , Paul Villarrubia, A practical methodology for early buffer and wire resource allocation, Proceedings of the 38th conference on Design automation, p.189-194, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378461]
• 3: Hung-Ming Chen , Hai Zhou , F. Y. YOung , D. F. Wong , Hannah H. Yang , Naveed Sherwani, Integrated floorplanning and interconnect planning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.354-357, November 07-11, 1999, San Jose, California, United States
• 4: Jason Cong , Tianming Kong , David Zhigang Pan, Buffer block planning for interconnect-driven floorplanning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.358-363, November 07-11, 1999, San Jose, California, United States
• 5: Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
• 6: Rory McInerney , Kurt Leeper , Troy Hill , Heming Chan , Bulent Basaran , Lance McQuiddy, Methodology for repeater insertion management in the RTL, layout, floorplan and fullchip timing databases of the Itanium microprocessor, Proceedings of the 2000 international symposium on Physical design, p.99-104, May 2000, San Diego, California, United States [doi>10.1145/332357.332383]
• 7: Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, United States
• 8: Probir Sarkar , Vivek Sundararaman , Cheng-Kok Koh, Routability-driven repeater block planning for interconnect-centric floorplanning, Proceedings of the 2000 international symposium on Physical design, p.186-191, May 2000, San Diego, California, United States [doi>10.1145/332357.332398]
• 9: Semiconductor Industry Association, National Technology Roadmap for Semiconductors, 1997 edition.
• 10: Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 1999 edition.
• 11: Xiaoping Tang , D. F. Wong, Planning buffer locations by network flows, Proceedings of the 2000 international symposium on Physical design, p.180-185, May 2000, San Diego, California, United States [doi>10.1145/332357.332397]
• 12: W. L. Winston, Operations Research: Applications and Algorithms, 3rd ed., Thomson Publishing, 1994.
• 13: F. Y. Young , Chris C. N. Chu , W. S. Luk , Y. C. Wong, Floorplan area minimization using Lagrangian relaxation, Proceedings of the 2000 international symposium on Physical design, p.174-179, May 2000, San Diego, California, United States [doi>10.1145/332357.332396]