ACM Home Page
Please provide us with feedback. Feedback
Towards on-chip fault-tolerant communication
Full text PdfPdf (466 KB)
Source Asia and South Pacific Design Automation Conference archive
Proceedings of the 2003 Asia and South Pacific Design Automation Conference table of contents
Kitakyushu, Japan
SESSION: SoC and NoC table of contents
Pages: 225 - 232  
Year of Publication: 2003
ISBN:0-7803-7660-9
Authors
Tudor Dumitraş  Carnegie Mellon University, Pittsburgh, PA
Sam Kerner  Carnegie Mellon University, Pittsburgh, PA
Radu Mărculescu  Carnegie Mellon University, Pittsburgh, PA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IPSJ : Information Processing Society of Japan
IEICE : Institute of Electronics, Information and Communication Engineers
: IEEE Circuits and Systems Society
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 9,   Downloads (12 Months): 76,   Citation Count: 11
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1119772.1119817
What is a DOI?

ABSTRACT

As CMOS technology scales down into the deep-submicron (DSM) domain, devices and interconnects are subject to new types of malfunctions and failures that are harder to predict and avoid with the current system-on-chip (SoC) design methodologies. Relaxing the requirement of 100% correctness in operation drastically reduces the costs of design but, at the same time, requires SoCs be designed with some degree of system-level fault-tolerance. In this paper, we introduce a high-level model of DSM failure patterns and propose a new communication paradigm for SoCs, namely stochastic communication. Specifically, for a generic tile-based architecture, we propose a randomized algorithm which not only separates computation from communication, but also provides the required fault-tolerance to on-chip failures. This new technique is easy and cheap to implement in SoCs that integrate a large number of communicating IP cores.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
N. Bailey. The Mathematical Theory of Infectious Diseases. Charles Griffin and Company, London, 2 edition, 1975.
3
4
5
6
 
7
 
8
 
9
 
10
F. T. Leighton et. al. On the fault tolerance of some popular bounded-degree networks. In IEEE Symp. on Foundations of Computer Science, 1992.
11
 
12
 
13
 
14
Semiconductor Association. "The International Technology Roadmap for Semiconductors (ITRS)", 2001.
 
15
Y. Taur and et. al. CMOS scaling into the nanometer regime. In Proc. of the IEEE, volume 85, April 1997.
 
16
T. N. Theis. The future of interconnection technology. IBM Journal on Research and Development, 44(3), 2000.
 
17
T. Valtonen et. al. Interconnection of autonomous error-tolerant cells. In Proc. ISCAS, 2002.

CITED BY  12
Collaborative Colleagues:
Tudor Dumitraş: colleagues
Sam Kerner: colleagues
Radu Mărculescu: colleagues