Combining architecture exploration and a path to implementation to build a complete SoC design flow from system specification to RTL

ABSTRACT

This paper presents a full System-on-Chip (SoC) design flow from system specification to RT-level. A new approach to obtain a full path to implementation for SoC design is proposed. This approach combines architecture design space exploration using the VCC design environment and system synthesis using the ROSES design flow, allowing a true and complete system level design flow. The experiment with a VDSL application shows a significant reduction of design time.

REFERENCES

• 1: Andy D. Pimentel , Louis O. Hertzberger , Paul Lieverse , Pieter van der Wolf , Ed F. Deprettere, Exploring Embedded-Systems Architectures with Artemis, Computer, v.34 n.11, p.57-63, November 2001 [doi>10.1109/2.963445]
• 2: Cadence, http.//www.cadence.com/products/vcc.html
• 3: "Cadence Virtual Component Co-design Modeling guide,"
• 4: "Cadence Virtual Component Co-design Architecture Evaluation Guide,"
• 5: "Cadence Virtual Component Co-design Link to Implementation," Cadence Design Systems, Inc., March 2001.
• 6: CoWare N2C, http://www.coware.com
• 7: D. J. G. Mestdagh, M. R. Isaksson, P. Odling, "zipper VDSL: a solution for robust duplex communication over telephone lines," IEEE Communication magazine, pp. 90--96, May 2000.
• 8: Damien Lyonnard , Sungjoo Yoo , Amer Baghdadi , Ahmed A. Jerraya, Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip, Proceedings of the 38th conference on Design automation, p.518-523, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379015]
• 9: I. Bolsens, et al. "Hardware/software co-design of digital telecommunication systems," Proceedings of IEEE, Vol. 85, No. 3, pp. 391--418, 1997.
• 10: J.-Y. Brunel , W. M. Kruijtzer , H. J. H. N. Kenter , F. Pétrot , L. Pasquier , E. A. de Kock , W. J. M. Smits, COSY communication IP's, Proceedings of the 37th conference on Design automation, p.406-409, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337515]
• 11: J. Gerlach, W. Rosenstiel, "System Level Design Using the SystemC Modeling Platform," In: R. Merker, W. Schwarz (Eds.), "System Design Automation -Fundamentals, Principles, Methods, Examples", VDI Verlag Düsseldorf, 2000.
• 12: L. Guthier , S. Yoo , A. Jerraya, Automatic generation and targeting of application specific operating systems and embedded systems software, Proceedings of the conference on Design, automation and test in Europe, p.679-685, March 2001, Munich, Germany
• 13: L. Gauthier, S. Yoo, AA. Jerraya, "Application specific operating systems generation and targeting for embedded SoCs," the 10th Workshop on Synthesis and System Integration of MIxed Technologies(SASIMI'01), October2001.
• 14: M. D. Nava, G. S. Okvist, "The zipper prototype: a complete and flexible VDSL multi-carrier solution," ST Journal special issue xDSL, September 2001.
• 15: Masahiro Fujita , Hiroshi Nakamura, The standard SpecC language, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500019]
• 16: Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993 [doi>10.1109/54.245964]
• 17: Rajesh Kumar Gupta, Co-synthesis of hardware and software for digital embedded systems, Stanford University, Stanford, CA, 1994
• 18: Steven Vercauteren , Bill Lin , Hugo De Man, Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications, Proceedings of the 33rd annual conference on Design automation, p.521-526, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240617]
• 19: SystemC, http://www.systemc.org
• 20: T. Kuhn , T. Oppold , M. Winterholer , W. Rosenstiel , Marc Edwards , Yaron Kashai, A framework for object oriented hardware specification, verification, and synthesis, Proceedings of the 38th conference on Design automation, p.413-418, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378537]
• 21: W. Cesário , A. Baghdadi , L. Gauthier , D. Lyonnard , G. Nicolescu , Y. Paviot , S. Yoo , A. A. Jerraya , M. Diaz-Nava, Component-based design approach for multicore SoCs, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514115]
• 22: W. Cesàrio, et al. "HW/SW interfaces design of a VDSL modem using automatic refinement of a virtual architecture specification into a multiprocessor SoC: a case study," Proceedings DATE 2002, March 2002, Paris, France.