A statistical gate delay model for intra-chip and inter-chip variabilities

ABSTRACT

This paper proposes a model to calculate statistical gate-delay variation caused by intra-chip and inter-chip variabilities. Our model consists of a statistical transistor model and a gate-delay model. We present a modeling and extracting method of transistor characteristics for the intra-chip variability and the inter-chip variability. In the modeling of the intra-chip variability, it is important to consider a gate-size dependence by which the amount of intra-chip variation is affected. This effect is not captured in a statistical delay analysis reported so far. Our gate-delay model characterizes a statistical gate delay variation using a response surface method (RSM) according to the intra-chip and inter-chip variability of each transistor in a gate. We evaluate the accuracy of our model, and we show some simulated results of a circuit delay variation characterized by the measured variances of transistor currents.

REFERENCES

• 1: S. Nassif, "Within-chip variability analysis," Proc. IEDM, pp. 283--286, Dec. 1998.
• 2: S. Nassif, "Modeling and analysis of manufacturing variations," Proc. CICC, pp. 223--228, 2001.
• 3: K. A. Bowman and J. D. Meindl, "Impact of within-die parameter fluctuations on future maximum clock," Proc. CICC, pp. 229--232, 2001.
• 4: M. Orshansky, C. Spanos and C. Hu, "Circuit performance variability decomposition," Proc. IWSM, pp. 10--13, 1999.
• 5: M. Berkelaar, "Statistical delay calculation, a linear time method," Proc. TAU, pp. 15--24, 1997.
• 6: Masanori Hashimoto , Hidetoshi Onodera, A performance optimization method by gate sizing using statistical static timing analysis, Proceedings of the 2000 international symposium on Physical design, p.111-116, May 2000, San Diego, California, United States [doi>10.1145/332357.332385]
• 7: Shuji Tsukiyama , Masakazu Tanaka , Masahiro Fukui, A statistical static timing analysis considering correlations between delays, Proceedings of the 2001 conference on Asia South Pacific design automation, p.353-358, January 2001, Yokohama, Japan [doi>10.1145/370155.370390]
• 8: M. Pelgrom, A. Duinmaijer and A. Welbers, "Matching properties of MOS transistors," IEEE Journal of Solid-State Circuits, pp. 1433--1439, Oct. 1989.
• 9: J. Bastos, M. Steyaert, R. Roovers, P. Kinget, W. Sansen, B. Graindourze, A. Pergoot and E. Janssens, "Mismatch characterization of small size MOS transistors," Proc. ICMTS, Vol. 8, pp. 271--276, 1995.
• 10: George E P Box , Norman R Draper, Empirical model-building and response surface, John Wiley & Sons, Inc., New York, NY, 1986
• 11: H. Elzinga, "On the impact of spatial parametric variations on MOS transistor mismatch," Proc. ICMTS, Vol. 9, pp. 173--177, March 1996.
• 12: Eric Felt , Amit Narayan , Alberto Sangiovanni-Vincentelli, Measurement and modeling of MOS transistor current mismatch in analog IC's, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.272-277, November 06-10, 1994, San Jose, California, United States
• 13: J. K. Kibarian, "Using spatial information to analyze correlations between test structure data," IEEE Trans. on Semiconductor Manufacturing, Vol. 4, No. 3, pp. 219--225, Aug. 1991.
• 14: K. Okada and H. Onodera, "Statistical modeling of device characteristics with systematic variability," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E84-A, No. 2, pp. 529--536, Feb. 2001.
• 15: M. Turk and A. Pentland, "Eigenfaces for recognition," Journal of Cognitive Neuroscience, Vol. 3, No. 1, pp. 71--86, 1991.