Functional modeling techniques for efficient SW code generation of video codec applications

ABSTRACT

Architectures with multiple programmable cores are becoming more attractive for video codec applications because they can provide highly concurrent computation and support multiple video standards and a shorter time-to-market. To find an efficient SW code for the multiple core architecture for a video codec application, it is very important to easily explore the design space by generating a SW code automatically from its functional model.We introduce Abstract Clock Synchronous Model (ACSM) for functional modeling of video codec applications. The ACSM can easily represent both parallelism and conditionals, which are common in video codec applications. By applying ACSM to an H.264 baseline decoder on single core architecture, we reduced the execution time and the number of external memory accesses by 32% and 46% respectively compared to traditional dataflow model.

REFERENCES

• 1: "Advanced video coding for generic audiovisual services," Int. Telecommum. Union-Telecommum. (ITU-T) and Int. Standards Org./Int. Electrotech. Comm. (ISO/IEC) JTC 1, Recommendation H.264 and ISO/IEC 14496-10 (MPEG-4) AVC, 2003.
• 2: Axel Jantcsh, "Modeling Embedded Systems and SoCs-Concurrency and Time in Models of Computation," Morgan Kaufmann, 2001.
• 3: E. A. Lee and A. Sangiovanni-Vincentelli, "A Framework for Comparing Models of Computation," IEEE Trans. On CAD of Integrated Circuits and Systems. pp 1217--1229, December 1998.
• 4: K. Keutzer et al, "System-level design: Orthogonalization of concerns and platform-based design," IEEE Trans. On CAD of Integrated Circuits and Systems.
• 5: Simulink, http://www.mathworks.com/
• 6: Real-Time Workshop, http://www.mathworks.com/
• 7: G. Kahn and D. B. MacQueen, "Coroutines and Networks of Parallel Processes," In B. Gilchrist, editor, Information Processing 77, Proceedings, pp 993--998, Toronto, Canada.
• 8: Lee, E. A., Parks, T. M. (1995), "Dataflow process networks," Proceedings of the IEEE83(5), 773--801.
• 9: Joseph Tobin Buck , Edward A. Lee, Scheduling dynamic dataflow graphs with bounded memory using the token flow model, 1993
• 10: Benveniste, A. et al, "The synchronous languages 12 years later," Proc. of the IEEE, Volume: 91 Issue: 1, Jan 2003.
• 11: Gérard Berry, The foundations of Esterel, Proof, language, and interaction: essays in honour of Robin Milner, MIT Press, Cambridge, MA, 2000
• 12: N. Halbwachs, P. Caspi, P. Raymond and D. Pilaud. "The synchronous dataflow programming language Lustre,". Proc. of the IEEE, vol. 79, nr. 9. September 1991.
• 13: H. Kopetz, The Time-Triggered Architecture, Proceedings of the The 1st IEEE International Symposium on Object-Oriented Real-Time Distributed Computing, p.22, April 20-22, 1998
• 14: Tensilica Xtensa V, http://www.tensilica.com/html/xtensa_v.html

INDEX TERMS

Primary Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Code generation

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Algorithms implemented in hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

  E. Data
  E.4 CODING AND INFORMATION THEORY

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.5 Model Development
          Subjects: Modeling methodologies

General Terms:
Algorithms, Design, Performance