An approach to topology synthesis of analog circuits using hierarchical blocks and symbolic analysis

ABSTRACT

This paper presents a method of design automation for analog circuits, focusing on topology generation and quick performance evaluation. First we describe mechanisms to generate circuit topologies with hierarchical blocks. Those blocks are specialized by adding terminal information. The connection between blocks is in compliance with a set of synthesis rules, which are extracted from typical schematics in the literature. Symbolic analysis has been used to select an appropriate topology quickly and to help the designer gain a better understanding of a circuit's behavior. Finally, experimental results show the creativity and efficiency of our method.

REFERENCES

• 1: Georges G. E. Gielen and Rob A. Rutenbar, "Computer-Aided design of analog and mixed-Signal integrated circuits" Proceedings of the IEEE, Vol. 88, No. 12, Dec. 2000, pp. 1825--1852
• 2: R. Harjani, R. Rutenbar and L. R. Carley, "OASYS: A framework for analog circuit synthesis" IEEE Trans. Computer-Aided Design, vol. 8, pp. 1247--1265, Dec. 1989
• 3: F. El-Turky and E. Perry, "BLADES: An artificial intelligence approach to analog circuit design" IEEE Trans. Computer-Aided Design, vol. 8, pp. 680--691, June 1989
• 4: Wim Kruiskamp , Domine Leenaerts, DARWIN: CMOS opamp synthesis by means of a genetic algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.433-438, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217566]
• 5: T. R. Dastidar, P. P. Chakrabarti and R. Ray, "A synthesis system for analog circuits based on evolutionary search and topological reuse" IEEE Trans. Evol. Comput., vol. 9, no. 2, Apr. 2005, pp. 211--224
• 6: E. A. M. Klumperink, F. Bruccoleri, B. Nauta, "Finding all Elementary Circuits Exploiting Transconductance", Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, vol. 1, 6--9 May 2001 pp. 667 -- 670
• 7: H. Graeb , S. Zizala , J. Eckmueller , K. Antreich, The sizing rules method for analog integrated circuit design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 8: Behzad Razavi, Design of Analog CMOS Integrated Circuits {Boston, Mass.}: McGraw-Hill, 2000
• 9: P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design London, U.K.: Oxford Univ. Press, 2002
• 10: F. V. Fernandez, A. Rodriguez-Vazquez, J. L. Huertas and G. Gielen: "Symbolic Analysis Techniques - Applications to Analog Design", Automation. IEEE Press, 1998
• 11: Georges G. Gielen , Willy M. Sansen, Symbolic Analysis for Automated Design of Analog Integrated Circuits, Kluwer Academic Publishers, Norwell, MA, 1991
• 12: Popp, R. and Barke, E.: "Symbolic Analysis of Nonlinear Analog Circuits by Simplification of Nested Expressions" SMACD 00: Proc. of the InternationalWorkshop on Symbolic Methods and Applications in Circuit Design, 2000

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Topology (e.g., bus, point-to-point)

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Automatic synthesis
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Performance