Analysis and optimization of gate leakage current of power gating circuits

ABSTRACT

Power gating is widely accepted as an efficient way to suppress subthreshold leakage current. Yet, it suffers from gate leakage current, which grows very fast with scaling down of gate oxide. We try to understand the sources of leakage current in power gating circuits and show that input MOSFETs play a crucial role in determining total gate leakage current. It is also shown that the choice of a current switch in terms of polarity, threshold voltage, and size has a significant impact on total leakage current. From the observation of the importance of input MOSFETs, we propose the power optimization of power gating circuits through input control.

REFERENCES

• 1: Liqiong Wei , Zhanping Chen , Mark Johnson , Kaushik Roy , Vivek De, Design and optimization of low voltage high performance dual threshold CMOS circuits, Proceedings of the 35th annual conference on Design automation, p.489-494, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277179]
• 2: T. Kuroda, T. Fujita, S. Mita, T. Nagamatu, S. Yoshioka, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu, and T. Sakurai, "A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme," Proc. Int'l Solid-State Circuits Conf., Feb. 1996, pp. 166--167.
• 3: M. C. Johnson, D. Somasekhar, and K. Roy, "Models and algorithms for bounds on leakage in CMOS circuits," IEEE Trans. on Computer-Aided Design, vol. 18, no. 6, pp. 714--725, June 1999.
• 4: S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "A 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, no. 8, pp. 847--854, Aug. 1995.
• 5: Stephen V. Kosonocky , Mike Immediato , Peter Cottrell , Terence Hook , Randy Mann , Jeff Brown, Enchanced multi-threshold (MTCMOS) circuits using variable well bias, Proceedings of the 2001 international symposium on Low power electronics and design, p.165-169, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383125]
• 6: Hyo-Sig Won , Kyo-Sun Kim , Kwang-Ok Jeong , Ki-Tae Park , Kyu-Myung Choi , Jeong-Taek Kong, An MTCMOS design methodology and its application to mobile computing, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871536]
• 7: N. Sirisantana and K. Roy, "Low-power design using multiple channel lengths and oxide thicknesses," IEEE Design & Test of Computers, vol. 21, no. 1, pp. 56--63, Jan.-Feb. 2004.
• 8: C.-H. Choi, K.-Y. Nam, Z. Yu, and R. W. Dutton, "Impact of gate direct tunneling current on circuit performance: a simulation study," IEEE Trans. on Electron Devices, vol. 48, no. 12, pp. 2823--2329, Dec. 2001.
• 9: Nanoscale Integration and Modeling Group, "45nm BSIM4 model cards," http://www.eas.asu.edu/~ptm/.
• 10: Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," Proc. Custom Integrated Circuits Conf., Sep. 2000, pp. 201--204.
• 11: Fatih Hamzaoglu , Mircea R. Stan, Circuit-level techniques to control gate leakage for sub-100nm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566425]
• 12: S. Mutoh, S. Shigematsu, Y. Gotoh, and S. Konaka, "Design method of MTCMOS power switch for low-voltage high-speed LSIs," Proc. Asia South Pacific Design Automat. Conf., Jan. 1999, pp. 113--116.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Logic arrays

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Optimization
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids
  B.m MISCELLANEOUS
      Subjects: Design management

General Terms:
Design, Performance