IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults

ABSTRACT

We propose an interconnect diagnosis scheme based on Oscillation Ring test methodology for SOC design with heterogeneous cores. The target fault models are delay faults and crosstalk glitches. We analyze the diagnosability of an interconnect structure and propose a fast diagnosability checking algorithm and an efficient diagnosis ring generation algorithm which achieves the optimal diagnosability. Two optimization techniques improve the efficiency and effectiveness of interconnect diagnosis. In all experiments, our method achieves 100% fault coverage and the optimal diagnosis resolution.

REFERENCES

• 1: M. Tehranipour, N. Ahmed, M. Nourani, "Testing SoC Interconnects for signal integrity using boundary scan", in Proc VTS, 2003.
• 2: Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors 2003 Edition (ITRS), 2003.
• 3: W. K. Kautz, "Testing of faults in wiring interconnects," IEEE Trans. Computers, vol. C-23, no. 4, pp. 358--363, Apr. 1974.
• 4: X. T. Chen , F. J. Meyer , F. Lombardi, Structural diagnosis of interconnects by coloring, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.249-271, April 1998 [doi>10.1145/290833.290848]
• 5: Yongjoon Kim , Hyun-don Kim , Sungho Kang, A new maximal diagnosis algorithm for interconnect test, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.5, p.532-537, May 2004 [doi>10.1109/TVLSI.2004.826200]
• 6: Jung-Cheun Lien , Melvin A. Breuer, Maximal Diagnosis for Wiring Networks, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.96-105, October 26-30, 1991
• 7: W.-T. Chen, J.-L. Lewandowski, and E. Wu, "Optima diagnostic methods for wiring interconnects," IEEE Trans. Computer-Aided Design, vol. 11, no. 9, pp. 1161--1166, Sep. 1992.
• 8: Erik Jan Marinissen , Bart Vermeulen , Henk Hollmann , R. G. (Ben) Bennetts, Minimizing Pattern Count for Interconnect Test under a Ground Bounce Constraint, IEEE Design & Test, v.20 n.2, p.8-18, March 2003 [doi>10.1109/MDT.2003.1188257]
• 9: M. Kaneko and K. Sakaguchi, "Oscillation fault diagnosis for analog circuits based on boundary search with perturbation model," in Proc. ISCAS, pp93--96, 1994.
• 10: K. Arabi , B. Kaminska, Oscillation-test strategy for analog and mixed-signal integrated circuits, Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), p.476, April 28-May 01, 1996
• 11: Katherine Shu-Min Li , Chung Len Lee , Chauchin Su , Jwu E Chen, Oscillation ring based interconnect test scheme for SOC, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120800]
• 12: F. DaSilva, Y. Zorian, L. Whetsel, K. Arabi, R. Kapur, "Overview of the IEEE P1500 standard," in Proc. ITC., pp. 988--997, 2003.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Optimization
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Performance, Standardization