A transduction-based framework to synthesize RSFQ circuits

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A transduction-based framework to synthesize RSFQ circuits

Full text

Pdf (556 KB)

Source

Asia and South Pacific Design Automation Conference archive
Proceedings of the 2006 Asia and South Pacific Design Automation Conference table of contents

Yokohama, Japan

SESSION: Logic Synthesis table of contents

Pages: 266 - 272

Year of Publication: 2006

ISBN:0-7803-9451-8

Authors

Shigeru Yamashita	Nara Institute of Sci. and Tech., Takayama, Ikoma, Japan
Katsunori Tanaka	NEC Corporation, Shimonumabe, Nakahara-ku, Kawasaki, Japan
Hideyuki Takada	Kyoto University, Yoshida-Honmachi, Sakyo, Kyoto, Japan
Koji Obata	Nagoya University, Furo-cho, Chikusa-ku, Nagoya, Japan
Kazuyoshi Takagi	Nagoya University, Furo-cho, Chikusa-ku, Nagoya, Japan

Sponsors

: IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE ESS : Institute of Electronics, Information and Communication Engineers, Engineering Sciences Society
IPSJ SIG-SLDM : Information Processing Society of Japan, SIG System LSI Design Methodology

Publisher

IEEE Press Piscataway, NJ, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 7, Citation Count: 0

Additional Information:

abstract references index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1118299.1118368 What is a DOI?

ABSTRACT

In this paper, we propose a new framework to synthesize rapid single flux quantum (RSFQ) logic circuits. In our framework, we construct a virtual cell, which we call "2-AND/XOR," from the RSFQ logic primitives. By using 2-AND/XOR cells, we can successfully adopt the conventional logic design techniques into our framework, and thus we can successfully generate RSFQ circuits in reasonable time even for large benchmark circuits that have not been reported in the existing researches.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	International Technology Roadmap for Semiconductors. Technical Report http://public.itrs.net/, 2004.
	2	Randal E. Bryant, Graph-based algorithms for Boolean function manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, Aug. 1986 [doi>10.1109/TC.1986.1676819]
	3	J. Deng, S. Whiteley, and T. Van Duzer, Data-Driven Self-Timing of RSFQ Digital Integrated Circuits. In Extended Abstracts of ISEC'95, pages 189--191, September 1995.
	4	Kris Gaj , Eby G. Friedman , Marc J. Feldman, Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits, Journal of VLSI Signal Processing Systems, v.16 n.2-3, p.247-276, June/July 1997 [doi>10.1023/A:1007903527533]
	5	Y. Kameda, S. V. Polonsky, M. Maezawa, and T. Nanya. Self-timed Parallel Adders based on DI RSFQ Primitives. IEEE Trans. Appl. Superconductivity, 9(2):4040--4045, June 1999.
	6	J. Koshiyama and N. Yoshikawa. A Cell-Based Design Approach for RSFQ Circuits Based on Binary Decision Diagram. IEEE Trans. Appl. Superconductivity, 11(1):263--266, March 2001.
	7	K. K. Likharev and V. K. Semenov. RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock frequency digital systems. IEEE Trans. Appl. Superconductivity, 1(1):3--28, March 1991.
	8	S. Muroga , Y. Kambayashi , H. C. Lai , J. N. Culliney, The Transduction Method-Design of Logic Networks Based on Permissible Functions, IEEE Transactions on Computers, v.38 n.10, p.1404-1424, October 1989 [doi>10.1109/12.35836]
	9	K. Obata, K. Takagi, and N. Takagi. Design Method of Dual-Rail RSFQ Logic Circuits Using 2x2-Join. IEICE Trans., J88-C(3):202--209, March 2005. (In Japanese)
	10	H. Savoj and R. K. Brayton. The Use of Observability and External Don't Cares for Simplification of Multi-Level Networks. pages 297--301, June 1990.
	11	H. Sawada, T. Suyama, and A. Nagoya. Logic Synthesis for Look-up Table Based FPGAs Using Functional Decomposition and Support Minimization. pages 353--358, November 1995.
	12	V. K. Semenov, Yu. A. Polyakov, and D. Schneider. Implementation of Oversampling Analog-to-Digital Converter Based on RSFQ Logic. In Extended Abstracts of ISEC'97, volume 1, pages 41--43, June 1997.
	13	E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli. SIS: A System for Sequential Circuit Synthesis. Technical Report UCB/ERL M92/41, Univ. of California, Berkeley, May 1992.
	14	S. Yamashita, H. Sawada, and A. Nagoya. SPFD: A New Method to Express Functional Permissibilities. IEEE Transactions on Computer-Aided Design of Integrated Circuits, 19(8):840--849, August 2000.
	15	S. Yang. Logic synthesis and optimization benchmark user guide version 3.0. MCNC, January 1991.
	16	N. Yoshikawa and J. Koshiyama. Top-Down RSFQ Logic Design Based on a Binary Decision Diagram. IEEE Trans. Appl. Superconductivity, 11(1):1098--1101, March 2001.
	17	N. Yoshikawa, H. Tago, and K. Yoneyama. A New Design Approach for RSFQ Logic Circuits Based on the Binary Decision Diagram. IEEE Trans. Appl. Superconductivity, 9(2):3161--3164, June 1999.