Energy-aware computation duplication for improving reliability in embedded chip multiprocessors

ABSTRACT

Compilers designed for current embedded systems must be capable of addressing multiple constraints such as low power, high performance, small memory footprint and form factor, and high reliability at the same time. In particular, optimizing for one constraint should be performed carefully, considering its impact on other constraints. Recent trends indicate that transient errors are becoming increasingly important in embedded systems. Focusing on an embedded chip multiprocessor and array-intensive applications, this paper demonstrates how reliability against transient errors can be improved without impacting execution time by utilizing idle processors for duplicating some of the computations of the active processors. It also shows how a balance between power savings and reliability improvement can be struck using a metric called the energy-delay-fallibility product. Our experimental results indicate that the "percentage of duplicated computations" is a useful high-level metric for studying the tradeoffs among performance, power, and reliability.

REFERENCES

• 1: C. Bolchini. A Software Methodology for Detecting Hardware Faults in VLIW Datapaths. IEEE Transactions on Reliability, 52(4):458--468, December 2003.
• 2: Chip Multiprocessing. http://industry.java.sun.com/javanews/stories/print/0,1797,32080.00.html
• 3: Chip Multiprocessing. ITWorld.Com, http://www.itworld.com/Comp/ 1092/CW-STO54343/
• 4: V. Degalahal , R. Ramanarayanan , N. Vijaykrishnan , Y. Xie , M. J. Irwin, The Effect of Threshold Voltages on the Soft Error Rate, Proceedings of the 5th International Symposium on Quality Electronic Design, p.503-508, March 22-24, 2004
• 5: Antoine Fraboulet , Karen Kodary , Anne Mignotte, Loop fusion for memory space optimization, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500025]
• 6: C. Gong, R. Melhem and R. Gupta. Compiler-Assisted Fault Detection for Distributed Memory Systems. In Proc. the Scalable High Performance Computing Conference, Knoxville, TN, 1994.
• 7: Mary W. Hall , Jennifer M. Anderson , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , Edouard Bugnion , Monica S. Lam, Maximizing Multiprocessor Performance with the SUIF Compiler, Computer, v.29 n.12, p.84-89, December 1996 [doi>10.1109/2.546613]
• 8: J. G. Holm and P. Banerjee. Low Cost Concurrent Error Detection in a VLIW Architecture Using Replicated Instructions. In Proc. the International Conference on Parallel Processing, pp. 192--195, 1992.
• 9: C-H. Hsu and U. Kremer. Single Region vs. Multiple Regions: A Comparison of Different Compiler-Directed Dynamic Voltage Scheduling Approaches. In Proc. PACS Workshop, Cambridge, MA, February 2002.
• 10: I. Kadayif , M. Kandemir , M. Karakoy, An energy saving strategy based on adaptive loop parallelization, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513968]
• 11: Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden
• 12: Seongwoo Kim , Arun K. Somani, Area efficient architectures for information integrity in cache memories, Proceedings of the 26th annual international symposium on Computer architecture, p.246-255, May 01-04, 1999, Atlanta, Georgia, United States
• 13: Venkata Krishnan , Josep Torrellas, A Chip-Multiprocessor Architecture with Speculative Multithreading, IEEE Transactions on Computers, v.48 n.9, p.866-880, September 1999 [doi>10.1109/12.795218]
• 14: Markus Lorenz , Lars Wehmeyer , Thorsten Dräger, Energy aware compilation for DSPs with SIMD instructions, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany
• 15: Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.2-11, October 01-04, 1996, Cambridge, Massachusetts, United States
• 16: Kai Richter , Marek Jersak , Rolf Ernst, A Formal Approach to MpSoC Performance Verification, Computer, v.36 n.4, p.60-67, April 2003 [doi>10.1109/MC.2003.1193230]
• 17: Simics Tool-set. http://www.simics.com.
• 18: Ruchira Sasanka , Sarita V. Adve , Yen-Kuang Chen , Eric Debes, The energy efficiency of CMP vs. SMT for multimedia workloads, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France [doi>10.1145/1006209.1006238]
• 19: Phillip Stanley-Marbell , Diana Marculescu, Dynamic Fault-Tolerance and Metrics for Battery Powered, Failure-Prone Systems, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.633, November 09-13, 2003 [doi>10.1109/ICCAD.2003.56]
• 20: Michelle Mills Strout , Larry Carter , Jeanne Ferrante , Beth Simon, Schedule-independent storage mapping for loops, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.24-33, October 02-07, 1998, San Jose, California, United States
• 21: William Thies , Frédéric Vivien , Jeffrey Sheldon , Saman Amarasinghe, A unified framework for schedule and storage optimization, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.232-242, June 2001, Snowbird, Utah, United States
• 22: Ying Zhao , Sharad Malik, Exact memory size estimation for array computations without loop unrolling, Proceedings of the 36th ACM/IEEE conference on Design automation, p.811-816, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310074]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Microprocessors and microcomputers

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Performance, Reliability