Constant impedance scaling paradigm for interconnect synthesis

ABSTRACT

On-chip global interconnects perceived as performance limiters for continued scaling of integrated circuits in nano-CMOS regimes highlight the importance of their proper design and optimization. A constant impedance scaling paradigm is proposed for systematic synthesis of complete interconnects physical parameters from system level performance metrics such as delay, power and wiring density. The methodology is illustrated for different system level targets and optimal physical parameters are deduced.

REFERENCES

• 1: Nir Magen , Avinoam Kolodny , Uri Weiser , Nachum Shamir, Interconnect-power dissipation in a microprocessor, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France [doi>10.1145/966747.966750]
• 2: G. A. Sai-Halasz, "Performance trends in high-end processors," Proc. IEEE, vol. 84, pp. 20--36, Jan. 1995.
• 3: D. Sylvester and C. Hu, "Analytical modeling and characterization of deep-submicron interconnect," Proc. IEEE, vol. 89, pp. 634--664, May 2001.
• 4: Raguraman Venkatesan , Jeffrey A. Davis , Keith A. Bowman , James D. Meindl, Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI), IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.899-912, 12/1/2001 [doi>10.1109/92.974903]
• 5: A. Naeemi, R. Venkatesan, and J. D. Meindl, "Optimal global interconnecting devices for GSI," IEEE Trans. Electron Devices, vol. 50, pp. 980--987, Apr. 2003.
• 6: A. Naeemi, J. A. Davis, and J. D. Meindl, "Analysis and optimization of coplanar RLC lines for GSI," IEEE Trans. Electron Devices, pp. 985--994, June 2004.
• 7: Li, XC - Mao, JF - Huang, HF - Liu, Y, "Global Interconnect Width and Spacing Optimization for Latency, Bandwidth and Power Dissipation", IEEE Trans. Electron devices, Vol.52, no.10, pp. 2272--2279, Oct. 2005.
• 8: Magdy A. El-Moursy , Eby G. Friedman, Optimum wire sizing of RLC interconnect with repeaters, Integration, the VLSI Journal, v.38 n.2, p.205-225, December 2004 [doi>10.1016/j.vlsi.2004.04.001]
• 9: J. Balachandran et al., "Constant Impedance Scaling Paradigm for scaling LC transmission lines", Proc. International Symposium on Quality Electronic Design, March 2006.
• 10: Richard T. Chang, et.al, "Near Speed of light on-chip Electrical Interconnect", Symposium on VLSI Circuits Digest of Technical papers, 2002.
• 11: J. Balachandran , S. Brebels , G. Carchon , T. Webers , W. De Raedt , B. Nauwelaers , E. Beyne, Package level interconnect options, Proceedings of the 2005 international workshop on System level interconnect prediction, April 02-03, 2005, San Francisco, California, USA [doi>10.1145/1053355.1053361]
• 12: Bradford M. Beckmann , David A. Wood, TLC: Transmission Line Caches, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.43, December 03-05, 2003
• 13: D. Chung, "A Chip-Package Hybrid DLL Loop and Clock Distribution Network for Low-Jitter Clock Delivery" ISSCC Dig. Tech. Papers, pp. 514--516, Feb. 2005.
• 14: D. M. Pozar, "Microwave Engineering", Reading, MA: Addison-Wesley, 1990.
• 15: T. Sakurai, "Closed expressions for interconnection delay, coupling,and crosstalk in VLSIs," IEEE Trans. Electron Devices, vol. 40, pp.118--124, Jan. 1993.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Design, Performance

Keywords:
global interconnects, interconnect optimization, transmission lines