Performance benefits of monolithically stacked 3D-FPGA

ABSTRACT

The performance benefits of a monolithically stacked 3D-FPGA, whereby the programming overhead of an FPGA is stacked on top of a standard CMOS layer containing the logic blocks and interconnects, are investigated. A Virtex-II style 2D-FPGA fabric is used as a baseline for quantifying the relative improvements in logic density, delay, and power consumption achieved by such a 3D-FPGA. It is assumed that only the pass-transistor switches and configuration memory cells can be moved to the top layers and that the 3D-FPGA employs the same logic block and programmable interconnect architecture as the baseline 2D-FPGA. Assuming a configuration memory cell that is ≤ 0.7 the area of an SRAM cell and pass-transistor switches having the same characteristics as nMOS devices in the CMOS layer are used, it is shown that a monolithically stacked 3D-FPGA can achieve 3.2 times higher logic density, 1.7 times lower critical path delay, and 1.7 times lower total dynamic power consumption than the baseline 2D-FPGA fabricated in the same 65nm technology node.

REFERENCES

• 1: V. George, Low Energy Field-Programmable Gate Array PhD thesis, UC Berkeley, 2000.
• 2: Andre Maurice Dehon , Thomas Knight, Jr., Reconfigurable architectures for general-purpose computing, 1996
• 3: Eric Kusse , Jan Rabaey, Low-energy embedded FPGA structures, Proceedings of the 1998 international symposium on Low power electronics and design, p.155-160, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280873]
• 4: Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503072]
• 5: V. Degalahal and T. Tuan, "Methodology for high level estimation of FPGA power consumption," in Proceedings of the Design Automation Conference pp. 657--660, Jan. 2005.
• 6: Paul S. Zuchowski , Christopher B. Reynolds , Richard J. Grupp , Shelly G. Davis , Brendan Cremen , Bill Troxel, A hybrid ASIC and FPGA architecture, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.187-194, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774600]
• 7: J. Burns, L. McIlrath, J. Hopwood, C. Keast, D. Vu, K. Warner, and P. Wyatt, "An SOI-based three-dimensional integrated circuit technology," in Proceedings of the SOI Conference pp. 20--21, Oct. 2000.
• 8: J. Burns, L. McIlrath, C. Keast, C. Lewis, A. Loomis, K. Warner, and P. Wyatt, "Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip," in Proceedings of the Solid-State Circuits Conference pp. 268--269, Feb 2001.
• 9: A. R. Joshi and K. C. Saraswat, "Nickel induced crystallization of a-Sigate electrode at 500C and MOS capacitor reliability," IEEE Trans. Electron Devices vol. 50, pp.1058--1062, April 2003.
• 10: M. Cao, T. Zhao, K. C. Saraswat, and J. D. Plummer, "A simple EEPROM cell using polysilicon thin film transistors," IEEE Electron Device Letter vol.15, pp. 304--306, Aug. 1994.
• 11: S. Kaeriyama, T. Sakamoto, H. Sunamura, M. Mizuno, H. Kawaura, T. Hasegawa, K. Terabe, T. Nakayama, and M. Aono, "A nonvolatile programmable solid-electrolyte nanometer switch," IEEE J. Solid State Circuits vol. 40, pp.168--176, Jan. 2005.
• 12: Arifur Rahman , Shamik Das , Anantha P. Chandrakasan , Rafael Reif, Wiring requirement and three-dimensional integration technology for field programmable gate arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.44-54, February 2003 [doi>10.1109/TVLSI.2003.810003]
• 13: Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
• 14: Xilinx, Inc., Virtex-II Platform FPGA Handbook April 2000.
• 15: Guy Lemieux , David Lewis, Circuit design of routing switches, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503052]
• 16: J. Rose, R. Francis, D. Lewis, and P. Chow, "Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency," IEEE Journal of Solid-State Circuits vol. 25, no. 5, pp. 1217--1225, 1990.
• 17: Elias Ahmed , Jonathan Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.3-12, February 10-11, 2000, Monterey, California, United States [doi>10.1145/329166.329171]
• 18: Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
• 19: Fei Li , Deming Chen , Lei He , Jason Cong, Architecture evaluation for power-efficient FPGAs, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611844]
• 20: W. C. Elmore, "The transient analysis of damped linear networks with particular regard to wideband amplifiers," Jour. of Applied Physics vol. 19, no. 1, pp. 55--63, 1948.
• 21: Nevine Nassif , Madhav P. Desai , Dale H. Hall, Robust Elmore delay models suitable for full chip timing verification of a 600MHz CMOS microprocessor, Proceedings of the 35th annual conference on Design automation, p.230-235, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277104]
• 22: W. Xu, "VPR for Virtex." Available on: http://www-unix.ecs.umass.edu/~wxu/jbits/VPR_for_Virtex.htm
• 23: S. Yang, "Logic synthesis and optimization benchmarks, version 3.0," tech. rep., Microelectronics Center of North Carolina, 1991.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Design, Experimentation, Measurement, Performance

Keywords:
3D monolithically stacked, FPGA, performance analysis