Improving performance and robustness of domain-specific CPLDs

ABSTRACT

Many System-on-a-Chip devices would benefit from the inclusion of reprogrammable logic on the silicon die, as it can add general computing ability, provide run-time reconfigurability, or even be used for post-fabrication modifications. Also, by tailoring the logic to the SoC domain, additional area and delay gains can be achieved over current, more general reconfigurable fabrics. This paper presents our work on creating efficient CPLD architectures for SoC, including the creation of sparse crossbars, and a novel switch smoothing algorithm which makes the crossbars amenable to layout. For our largest architecture, the switch smoothing algorithm reduced the layout's wire jog pitch from 48 to just 3, allowing for a compact VLSI layout. This has helped pave the way for our sparse-crossbar based CPLDs, which require just .37x the area and .30x the delay of our full-crossbar based CPLDs.However, regardless of how efficient an architecture we develop, it is useless if it does not have enough resources to support the circuits to be implemented. We also address the question of how best to add resources to a CPLD in order to support future, unknown circuits, concluding that the best strategy is to add 5% to the crossbar switch density and to provide additional PLAs of the same size found in the base architecture.

REFERENCES

• 1: M. Holland, S. Hauck, "Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC", International Conference on Field Programmable Logic and Applications, 2005.
• 2: A. Yan, S. Wilton, "Product-Term Based Synthesizable Embedded Programmable Logic Cores", IEEE International Conference on Field-Programmable Technology, pp. 162--169, 2003.
• 3: Noha Kafafi , Kimberly Bozman , Steven J. E. Wilton, Architectures and algorithms for synthesizable embedded programmable logic cores, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611820]
• 4: M. Holland, S. Hauck, "Automatic Creation of Reconfigurable PALs/PLAs for SoC", International Conference on Field Programmable Logic and Applications, pp. 536--545, 2004.
• 5: Deming Chen , Jason Cong , Milos D. Ercegovac , Zhijun Huang, Performance-driven mapping for CPLD architectures, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.39-47, February 2001, Monterey, California, United States [doi>10.1145/360276.360296]
• 6: Guy Lemieux , David Lewis, Design of Interconnection Networks for Programmable Logic, Kluwer Academic Publishers, Norwell, MA, 2004
• 7: Abbas A. El Gamal , Lane A. Hemachandra , Itzhak Shperling , Victor K. Wei, Using simulated annealing to design good codes, IEEE Transactions on Information Theory, v.33 n.1, p.116-123, January 2, 1987 [doi>10.1109/TIT.1987.1057277]
• 8: Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, United States [doi>10.1145/201310.201328]
• 9: "1993 LGSynth Benchmarks", http://vlsicad.eecs.umich.edu/BK/Slots/cache/www.cbl.ncsu.edu/CBL_Docs/lgs93.html (March 25, 1997).
• 10: OpenCores.org, "OPENCORES.ORG", http://www.opencores.org/ (2004).
• 11: M. Leeser, "Variable Precision Floating Point Modules", http://www.ece.neu.edu/groups/rpl/projects/floatingpoint/ (May 20, 2004).
• 12: Xilinx, Inc., CoolRunner-II CPLD Family: Advance Product Specification, March 12, 2003.
• 13: S. Phillips, "Automating Layout of Reconfigurable Subsystems for Systems-on-a-Chip", PhD Thesis, University of Washington, Dept. of EE, 2004.
• 14: M. Holland, S. Hauck, "Automatic Creation of Product-Term-Based Reconfigurable Architectures for System-on-a-Chip", PhD Thesis, University of Washington, Dept. of EE, 2005.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Algorithms, Design, Performance, Reliability

Keywords:
CPLD, computer-aided design, reconfigurable logic, sparse crossbar, system-on-a-chip