Measuring the gap between FPGAs and ASICs

ABSTRACT

This paper presents experimental measurements of the differences between a 90nm CMOS FPGA and 90nm CMOS Standard Cell ASICs in terms of logic density, circuit speed and power consumption. We are motivated to make these measurements to enable system designers to make better informed hoices between these two media and to give insight to FPGA makers on the deficiencies to attack and thereby improve FPGAs. In the paper, we describe the methodology by which the measurements were obtained and we show that, for circuits containing only combinational logic and flip-flops, the ratio of silicon area required to implement them in FPGAs and ASICs is on average 40. Modern FPGAs also contain "hard" blocks such as multiplier/accumulators and block memories and we find that these blocks reduce this average area gap significantly to as little as 21. The ratio of critical path delay, from FPGA to ASIC, is roughly 3 to 4, with less influence from block memory and hard multipliers. The dynamic power onsumption ratio is approximately 12 times and, with hard blocks, this gap generally becomes smaller.

REFERENCES

• 1: Altera Corporation. Partnership with TSMC yields first silicon success on Altera's 90-nm, low-k products, June 2004. http://www.altera.com/corporate/news_room/releases/releases_archive/2004/products/nr-tsmc_partnership.html
• 2: Altera Corporation. Quartus II Development Software Handbook 5.0 edition, May 2005.
• 3: Altera Corporation. Stratix II Device Handbook 3.0 edition, May 2005.
• 4: S. D. Brown, R. Franis, J. Rose, and Z. Vranesi. Field-programmable gate arrays KluwerAademi Publishers, 1992.
• 5: Cadence. Encounter Design Flow Guide and Tutorial, Product Version 3.3.1 February 2004.
• 6: Cadence Design Systems. TSMC Standard Cell Libraries,2003. Available online at http://www.cadence.com/partners/tsmc/SC_Brochure_9.pdf
• 7: Andrew Chang , William J. Dally, Explaining the gap between ASIC and custom power: a custom perspective, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065652]
• 8: D. Chinnery and K. Keutzer. Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design KluwerAademi Publishers, 2002.
• 9: D. G. Chinnery , K. Keutzer, Closing the power gap between ASIC and custom: an ASIC perspective, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065651]
• 10: R. Cliff. Altera Corporation. Private Communication.
• 11: K. Compton and S. Hauck. Automatic design of area-efficient configurable ASIC cores. IEEE Transactions on Computers submitted.
• 12: Willaim J. Dally , Andrew Chang, The role of custom design in ASIC Chips, Proceedings of the 37th conference on Design automation, p.643-647, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337604]
• 13: Vivek De , Shekhar Borkar, Technology and design challenges for low power and high performance, Proceedings of the 1999 international symposium on Low power electronics and design, p.163-168, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313908]
• 14: Wenjie Jiang , Vivek Tiwari , Erik de la Iglesia , Amit Sinha, Topological Analysis for Leakage Prediction of Digital Circuits, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.39, January 07-11, 2002
• 15: H. S. Jones Jr., P. R. Nagle, and H. T. Nguyen. A comparison of standard cell and gate array implementations in a common CAD system. In IEEE 1986 CICC pages 228--232, 1986.
• 16: Ian Kuon , Aaron Egier , Jonathan Rose, Design, layout and verification of an FPGA using automated tools, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA [doi>10.1145/1046192.1046220]
• 17: Lattice Semiconductor Corporation. LatticeECP/EC Family Data Sheet May 2005. Version 01.6.
• 18: LSI Logic. RapidChip Platform ASIC,2005. http://www.lsilogic.com/products/rapidchip_platform_asic/index.html
• 19: NEC Electronics. ISSP (Structured ASIC), 2005. http://www.necel.com/issp/english/.
• 20: Ketan Padalia , Ryan Fung , Mark Bourgeault , Aaron Egier , Jonathan Rose, Automatic transistor and physical design of FPGA tiles from an architectural specification, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611842]
• 21: M. J. S. Smith. Application-Specific Integrated Circuits Addison-Wesley, 1997.
• 22: STMicroelectronics. 90nm CMOS090 Design Platform, 2005. http://www.st.com/stonline/prodpres/dedicate/soc/asic/90plat.htm
• 23: Synopsys. Design Compiler Reference Manual: Constraints and Timing version v-2004.06 edition, June 2004.
• 24: Synopsys. Design Compiler User Guide version v-2004.06 edition, June 2004.
• 25: Toshiba Corporation. 90nm (Ldrawn=70nm) CMOS ASIC TC300 Family, BCE0012A, 2003. Available online at http://www.semicon.toshiba.co.jp/eng/prd/asic/doc/pdf/bce0012a.pdf
• 26: N. H. E. Weste and D. Harris. CMOS VLSI Design A Circuits and Systems Perspective Pearson Addison-Wesley, 2005.
• 27: S. J. Wilton, N. Kafafi, J. C. H. Wu, K. A. Bozman, V. Aken'Ova, and R. Saleh. Design onsiderations for soft embedded programmable logic cores.IEEE JSSC 40(2):485--497, February 2005.
• 28: Xilinx. Virtex-4 Family Overview 1.4 edition, June 2005.
• 29: X. Yang, B.-K. Choi, and M. Sarrafzadeh. Routability-driven white space allocation for fixed-die standard-cell placement. IEEE Trans. Computer-Aided Design 22(4):410--419, April 2003.
• 30: Paul S. Zuchowski , Christopher B. Reynolds , Richard J. Grupp , Shelly G. Davis , Brendan Cremen , Bill Troxel, A hybrid ASIC and FPGA architecture, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.187-194, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774600]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Design, Measurement, Performance

Keywords:
ASIC, FPGA, area comparison, delay comparison, power comparison