Adaptive sampling and modeling of analog circuit performance parameters with pseudo-cubic splines

ABSTRACT

Many approaches to analog performance parameter macro modeling have been investigated by the research community. These models are typically derived from discrete data obtained from circuit simulation using numerous input combinations of component sizes for a given circuit topology. The simulations are computationally intensive, therefore it is advantageous to reduce the number of simulations necessary to build an accurate macro model. We present a new algorithm for adaptively sampling multi-dimensional black box functions based on Duchon pseudo-cubic splines. The splines readily and accurately model high dimensional functions based on discrete unstructured data and require no tuning of parameters as seen in many other interpolation methods. The adaptive sampler, in conjunction with pseudo-cubic splines, is used to accurately model various analog performance parameters for an operational amplifier topology using fewer sample points than traditional gridded and quasi-random sampling methodologies.

REFERENCES

• 1: [1] W. Daems, G. Gielen, W. Sansen, "Circuit simplification for the symbolic analysis of analog integrated circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 4, April 2002.
• 2: Walter Daems , Georges Gielen , Willy Sansen, Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 3: [3] J. Duchon, "Splines Minimizing Rotation-Invariant Semi-Norms in Sobelev Spaces," Constructive Theory of Functions of Several Variables, Lecture Notes in Mathematics, edited by A. Dolb and B. Eckmann, Springer-Verlag, 1977, pp. 85-100.
• 4: H. Graeb , S. Zizala , J. Eckmueller , K. Antreich, The sizing rules method for analog integrated circuit design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 5: [5] M. Hershenson, P. Boyd, "Optimal design of a CMOS op-amp via geometric programming," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol. 20, no. 1, Jan. 2001.
• 6: Ladislav Kocis , William J. Whiten, Computational investigations of low-discrepancy sequences, ACM Transactions on Mathematical Software (TOMS), v.23 n.2, p.266-294, June 1997 [doi>10.1145/264029.264064]
• 7: Hongzhou Liu , Amit Singhee , Rob A. Rutenbar , L. Richard Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514030]
• 8: [8] P. Mandal, V. Visvanathan, "CMOS op-amp sizing using a geometric programming formulation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol. 20, no. 1, Jan. 2001.
• 9: Pradip Mandal , V. Visvanathan, Macromodeling of the A.C. characteristics of CMOS Op-amps, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.334-340, November 07-11, 1993, Santa Clara, California, United States
• 10: Emil S. Ochotta , Rob A. Rutenbar , L. Richard Carley, ASTRX/OBLX: tools for rapid synthesis of high-performance analog circuits, Proceedings of the 31st annual conference on Design automation, p.24-30, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196258]
• 11: [11] X. Tan, C. Shi, "Hierarchical Symbolic Analysis of Analog Integrated Circuits via Determinant Decision Diagrams," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 4, pp. 401-412, April 2000.
• 12: Greg Turk , James F. O'Brien, Shape transformation using variational implicit functions, Proceedings of the 26th annual conference on Computer graphics and interactive techniques, p.335-342, July 1999 [doi>10.1145/311535.311580]
• 13: [13] F. Turky, E. Perry, "BLADES: An artificial intelligence approach to analog circuit design," IEEE Trans. Computer-Aided Design, vol. 8, pp. 680-692, June 1989.
• 14: [14] G. Wolfe, R. Vemuri, "Extraction and use of neural network models in automated synthesis of operational amplifiers," IEEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 22, no. 2, pp. 198- 212, February 2003.
• 15: [15] G. Wolfe, M. Ding, R. Vemuri, "Adaptive Sampling for Macro Modeling of Analog Circuit Performance Parameters," Proceeding of the IFIP International Conference on Very Large Scale Integration, Darmstadt, Germany, 1st Dec.- 3rd Dec., 2003.
• 16: Thomas A. Foley , David A. Lane, Visualization of irregular multivariate data, Proceedings of the 1st conference on Visualization '90, October 23-26, 1990, San Francisco, California