SPIN-TEST: automatic test pattern generation for speed-independent circuits

ABSTRACT

SPIN-TEST is a simulation-based gate-level ATPG system for speed-independent circuits. Its core engine is an A* search algorithm which employs an accurate fault simulator and an efficient cost function to guide a deterministic test pattern generation phase. A random test pattern generation phase is also available in order to improve run time. The key ATPG challenge in speed-independent circuits is the generation of patterns that are valid independently of the relative timing and the order of arrival of signals. SPIN-TEST addresses this challenge by guaranteeing fault sensitization with hazard/race-free patterns and response observation that is not affected by oscillations or non-deterministic circuit states. Experimental results on benchmark circuits demonstrate the efficiency of SPIN-TEST in terms of both high fault coverage and low test generation time.

REFERENCES

• 1: [1] C. Tristam, "It's time for clockless," Technology Review, pp. 37-41, 2001.
• 2: Pieter Johannes Hazewindus, Testing delay-insensitive circuits, California Institute of Technology, Pasadena, CA, 1992
• 3: [3] H. Hulgaard, S. M. Burns, and G. Borriello, "Testing asynchronous circuits: A survey," Technical Report CS-TR-94-03-06, Department of Computer Science and Engineering, University of Washington, 1994.
• 4: [4] M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Saldanha, and A. Taubin, "Partial-scan delay fault testing of asynchronous circuits," IEEE Transactions on Computers, vol. 17, pp. 1184-1198, 1998.
• 5: [5] C. J. Myers, Asynchronous Circuit Design, John Wiley and Sons, Inc., New York, 2001.
• 6: S. Banerjee , s. t. Chakradhar , R. K. Roy, Synchronous Test Generation Model for Asynchronous Circuits, Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication, p.178, January 03-06, 1996
• 7: Oriol Roig , Jordi Cortadella , Marco A. Peña , Enric Pastor, Automatic generation of synchronous test patterns for asynchronous circuits, Proceedings of the 34th annual conference on Design automation, p.620-625, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266300]
• 8: Kwang-Ting Cheng , Vishwani D. Agrawal, A Simulation-Based Method for Generating Tests for Sequential Circuits, IEEE Transactions on Computers, v.39 n.12, p.1456-1463, December 1990 [doi>10.1109/12.61065]
• 9: Feng Shi , Yiorgos Makris, Fault simulation and random test generation for speed-independent circuits, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA [doi>10.1145/988952.988984]
• 10: Stuart J. Russell , Peter Norvig, Artificial intelligence: a modern approach, Prentice-Hall, Inc., Upper Saddle River, NJ, 1995
• 11: [11] H. Fujiwara and T. Shimono, "On the acceleration of test generation algorithms," IEEE Transactions on Computers, vol. C-32, no. 12, pp. 1137-1144, 1983.
• 12: [12] J. E. Chen, C. L. Lee, and W. J. Shen, "Single-fault fault-collapsing analysis in sequential logic circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 12, pp. 1559-1568, 1991.
• 13: [13] H. K. Lee and D. S. Ha, On the Generation of Test Patterns for Combinational Circuits, Technical Report No. 12_93, Dep't of Electrical Eng., Virginia Polytechnic Institute, 1993.
• 14: Feng Shi , Yiorgos Makris, SPIN-SIM: Logic and Fault Simulation for Speed-Independent Circuits, Proceedings of the International Test Conference on International Test Conference, p.597-606, October 26-28, 2004
• 15: [15] J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers," IEICE Transactions on Information and Systems, vol. E80-D, no. 3, pp. 315-325, 1997.
• 16: [16] Oriol Roig, "Personal communication," 2004.