Detection of multiple transitions in delay fault test of SPARC64 microprocessor

ABSTRACT

This work presents a new non-robust delay fault test generation method for the purpose of screening delay defects of microprocessors with fewer test vectors. It is important to reduce the number of test vectors in order to reduce test time, memory usage in the tester, and the overall testing cost. By paying attention to the constraints of off-path inputs in a non-robust test, we made it possible to generate a pair of test vectors to detect multiple delay faults based on the traditional dynamic compaction technique. Delay fault test based on our method is applied to SPARC64 microprocessor with 1.3 GHz clock for screening delay defects, and we achieved 90% coverage with 3,567 test vectors. The comparison results also show that the robust test is not practical for the screening purpose, since it needs more than three times the number of test vectors as compared to the non-robust test.

REFERENCES

• 1: Keith Baker , Guido Gronthoud , Maurice Lousberg , Ivo Schanstra , Charles Hawkins, Defect-Based Delay Testing of Resistive Vias-Contacts A Critical Evaluation, Proceedings of the 1999 IEEE International Test Conference, p.467, September 28-30, 1999
• 2: Phil Nigh , Anne Gattiker, Test Method Evaluation Experiments & Data, Proceedings of the 2000 IEEE International Test Conference, p.454, October 03-05, 2000
• 3: [3] J. A. Waicukauski, et al, "Transition Fault Simulation by Parallel Pattern Single Fault Propagation," Proc. International Test Conference, pp. 542-549, 1986.
• 4: [4] G. L. Smith, "Model for Delay Faults Based on Paths," Proc. International Test Conference, pp. 342-349, 1985.
• 5: Irith Pomeranz , Sudhakar M. Reddy, A Flexible Path Selection Procedure for Path Delay Fault Testing, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.152, April 26-30, 1999
• 6: Atsushi Murakami1 , Seiji Kajihara , Tsutomu Sasao , Irith Pomeranz , Sudhakar M. Reddy, Selection of Potentially Testable Path Delay Faults for Test Generation, Proceedings of the 2000 IEEE International Test Conference, p.376, October 03-05, 2000
• 7: Jeff Rearick, Too much delay fault coverage is a bad thing, Proceedings of the IEEE International Test Conference 2001, p.624-633, October 30-November 01, 2001
• 8: Bulent I. Dervisoglu , Gayvin E. Stong, Design for Testability: Using Scanpath Techniques for Path-Delay Test and Measurement, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.365-374, October 26-30, 1991
• 9: Jacob Savir, Skewed-Load Transition Test: Part 1, Calculus, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.705-713, September 20-24, 1992
• 10: Srinivas Patil , Jacob Savir, Skewed-Load Transition Test: Part 2, Coverage, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.714-722, September 20-24, 1992
• 11: [11] J. Savir, S. Patil, "On Broad-Side Delay Test," Proc. VLSI Test Symposium, pp. 284-290, 1994.
• 12: Thomas G. Foote , Dale E. Hoffman , William V. Huott , Timothy J. Koprowski , Bryan J. Robbins , Mary P. Kusko, Testing the 400-MHz IBM Generation-4 CMOS Chip, Proceedings of the IEEE International Test Conference, p.106-114, November 03-05, 1997
• 13: Gilbert Vandling, Modeling and testing the Gekko microprocessor, an IBM PowerPC derivative for Nintendo, Proceedings of the IEEE International Test Conference 2001, p.593-599, October 30-November 01, 2001
• 14: R. Scott Fetherston , Imtiaz P. Shaik , Siyad C. Ma, Testability Features of AMD-K6TM Microprocessor, Proceedings of the IEEE International Test Conference, p.406-413, November 03-05, 1997
• 15: Carol Pyron , Mike Alexander , James Golab , George Joos , Bruce Long , Robert Molyneaux , Rajesh Raina , Nandu Tendolkar, DFT Advances in Motorola's MPC7400, a PowerPCTM Microprocessor, Proceedings of the 1999 IEEE International Test Conference, p.137, September 28-30, 1999
• 16: Nandu Tendolkar , Robert Molyneaux , Carol Pyron , Rajesh Raina , Inc. Motorola, At-Speed Testing of Delay Faults for Motorola's MPC7400, a PowerPC(tm) Microprocessor, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.3, April 30-May 04, 2000
• 17: Nandu Tendolkar , Rajesh Raina , Rick Woltenberg , Xijiang Lin , Bruce Swanson , Greg Aldrich, Novel Techniques for Achieving High At-Speed Transition Fault Test Coverage for Motorola's Microprocessors Based on PowerPC(tm) Instruction Set Architecture, Proceedings of the 20th IEEE VLSI Test Symposium, p.3, April 28-May 02, 2002
• 18: Tapan J. Chakraborty , Vishwani D. Agrawal , Michael L. Bushnell, Design for testability for path delay faults in sequential circuits, Proceedings of the 30th international conference on Design automation, p.453-457, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164973]
• 19: [19] S. M. Reddy, C. J. Lin, and S. Patil, "An automatic test pattern generator for the detection of path delay faults," Proc. of International Conference on Computer Aided Design, pp. 284-287, 1987.
• 20: Kwang-Ting Cheng , Hsi-Chuan Chen, Generation of high quality non-robust tests for path delay faults, Proceedings of the 31st annual conference on Design automation, p.365-369, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196423]
• 21: Bill Underwood , Wai-On Law , Sungho Kang , Haluk Konuk, Fastpath: A Path-Delay Test Generator for Standard Scan Designs, Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years, p.154-163, October 02-06, 1994
• 22: [22] P. Goel and B. C. Rosales, "Test Generation & Dynamic Compaction of Tests," Digest of papers Test Conference, pp. 189-192, 1979.
• 23: I. Pomeranz , S. Reddy, Test Enrichment for Path Delay Faults Using Multiple Sets of Target Faults, Proceedings of the conference on Design, automation and test in Europe, p.722, March 04-08, 2002
• 24: Jeff Rearick, Too much delay fault coverage is a bad thing, Proceedings of the IEEE International Test Conference 2001, p.624-633, October 30-November 01, 2001