Robust analog/RF circuit design with projection-based posynomial modeling

ABSTRACT

We propose a robust analog design tool (ROAD) for post-tuning analog/RF circuits. Starting from an initial design derived from hand analysis or analog circuit synthesis based on simplified models, ROAD extracts accurate posynomial performance models via transistor-level simulation and optimizes the circuit by geometric programming. Importantly, ROAD sets up all design constraints to include large-scale process variations to facilitate the tradeoff between yield and performance. A novel convex formulation of the robust design problem is utilized to improve the optimization efficiency and to produce a solution that is superior to other local tuning methods. In addition, a novel projection-based approach for posynomial fitting is used to facilitate scaling to large problem sizes. A new implicit power iteration algorithm is proposed to find the optimal projection space and extract the posynomial coefficients with robust convergence. The efficacy of ROAD is demonstrated on several circuit examples.

REFERENCES

• 1: [1] G. Gielen and R. Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits," Proceedings of THE IEEE, vol. 88, no. 12, pp. 1825-1852, Dec. 2000.
• 2: Michael Krasnicki , Rodney Phelps , Rob A. Rutenbar , L. Richard Carley, MAELSTROM: efficient simulation-based synthesis for custom analog cells, Proceedings of the 36th ACM/IEEE conference on Design automation, p.945-950, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310104]
• 3: [3] R. Phelps, M. Krasnicki, R. Rutenbar, L. Carley and J. Hellums, "Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search," IEEE Trans. CAD, vol. 19, no. 6, pp. 703-717, Jun. 2000.
• 4: Michael J. Krasnicki , Rodney Phelps , James R. Hellums , Mark McClung , Rob A. Rutenbar , L. Richard Carley, ASF: a practical simulation-based methodology for the synthesis of custom analog circuits, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 5: [5] T. Mukherjee, L. Carley and R. Rutenbar, "Efficient handling of operating range and manufacturing line variations in analog cell synthesis," IEEE Trans. CAD, vol. 19, no. 8, pp. 825-839, Aug. 2000.
• 6: Maria del Mar Hershenson , Sunderarajan S. Mohan , Stephen P. Boyd , Thomas H. Lee, Optimization of inductor circuits via geometric programming, Proceedings of the 36th ACM/IEEE conference on Design automation, p.994-998, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310112]
• 7: Maria del Mar Hershenson , Ali Hajimiri , Sunderarajan S. Mohan , Stephen P. Boyd , Thomas H. Lee, Design and optimization of LC oscillators, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.65-69, November 07-11, 1999, San Jose, California, United States
• 8: [8] M. Hershenson, S. Boyd and T. Lee, "Optimal design of a CMOS Op-Amp via geometric programming," IEEE Trans. CAD, vol. 20, no. 1, pp. 1-21, Jan. 2001.
• 9: [9] S. Director, P. Feldmann and K. Krishna, "Statistical integrated circuit design," IEEE JSSC, vol. 28, no. 3, pp. 193-202, Mar. 1993.
• 10: [10] A. Dharchoudhury and S. Kang, "Worst-case analysis and optimization of VLSI circuit performances," IEEE Trans. CAD, vol. 14, no. 4, pp. 481-492, Apr. 1995.
• 11: Frank Schenkel , Michael Pronath , Stephen Zizala , Robert Schwencker , Helmut Graeb , Kurt Antreich, Mismatch analysis and direct yield optimization by specwise linearization and feasibility-guided search, Proceedings of the 38th conference on Design automation, p.858-863, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379079]
• 12: Walter Daems , Georges Gielen , Willy Sansen, Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 13: W. Daems , G. Gielen , W. Sansen, A Fitting Approach to Generate Symbolic Expressions for Linear and Nonlinear Analog Circuit Performance Characteristics, Proceedings of the conference on Design, automation and test in Europe, p.268, March 04-08, 2002
• 14: Walter Daems , Georges Gielen , Willy Sansen, An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514029]
• 15: Tom Eeckelaert , Walter Daems , Georges Gielen , Willy Sansen, Generalized Posynomial Performance Modeling, Proceedings of the conference on Design, Automation and Test in Europe, p.10250, March 03-07, 2003
• 16: [16] D. Bertseksa, Nonlinear Programming, Athena Scientific, 1999.
• 17: Y. Saad, Iterative Methods for Sparse Linear Systems, Society for Industrial and Applied Mathematics, Philadelphia, PA, 2003
• 18: [18] G. Golub and C. Loan, Matrix Computations, The Johns Hopkins Univ. Press, 1996.
• 19: Xin Li , Jiayong Le , P. Gopalakrishnan , L. T. Pileggi, Asymptotic probability extraction for non-normal distributions of circuit performance, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.2-9, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382533]
• 20: [20] A. Hedayat, N. Sloane and J. Stufken, Orthogonal Arrays: Theory and Applications, New York: Springer-Verlag, 1999.