Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing

ABSTRACT

Analog performance space exploration identifies the range of feasible performance values of a given circuit topology. It is an extremely challenging task of great importance to topology selection and hierarchical sizing. In this paper, a novel technique for the efficient simulation-based exploration of high-dimensional performance spaces is presented. To this end, fundamental circuit design knowledge is described by constraint functions. Based on a linearization of the latter and of the circuit performance functions, a description of the feasible performance range in the form of a polytope is derived. Moreover, the approach is integrated into a hierarchical sizing method, where it propagates topological and technological constraints bottom-up. Practical application results demonstrate the efficiency and usefulness of the new method.

REFERENCES

• 1: [1] H. Chang, E. Charbon, U. Choudhury, A. Demir, E. Felt, E. Liu, E. Malavasi, A. Sangiovanni-Vincentelli, and I. Vassiliou. A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits. Kluwer Acad. Pub., 1997.
• 2: [2] T. Christof and G. Reinelt. Combinatorial optimization and small polytopes. Top (Spanish Statistical and Operations Research Society), 1996.
• 3: [3] G. Dantzig and B. Eaves. Fourier-Motzkin elimination and its dual. Journal of Combinatorial Theory (A), 1973.
• 4: F. De Bernardinis , M. I. Jordan , A. Sangiovanni Vincentelli, Support vector machines for analog circuit performance representation, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776074]
• 5: Maria del Mar Hershenson , Stephen P. Boyd , Thomas H. Lee, GPCAD: a tool for CMOS op-amp synthesis, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.296-303, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288628]
• 6: [6] M. del Mar Hershenson, S. P. Boyd, and T. H. Lee. Optimal design of a CMOS Op-Amp via geometric programming. IEEE Trans. CAD, 2001.
• 7: [7] A. Fuad Mas'ud, T. Ohtsuka, and H. Kunieda. Translation of specifications in hierarchical analog LSI design. In IEEE ISCAS, 1996.
• 8: [8] G. J. Gómez, S. H. K. Embabi, E. Sánchez-Sinencio, and M. C. Lefebvre. A nonlinear macromodel for CMOS OTAs. In IEEE ISCAS, 1995.
• 9: H. Graeb , S. Zizala , J. Eckmueller , K. Antreich, The sizing rules method for analog integrated circuit design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 10: [10] R. Harjani, R. Rutenbar, and L. Carley. OASYS: A framework for analog circuit synthesis. IEEE Trans. CAD, 1989.
• 11: Ramesh Harjani , Jianfeng Shao, Feasibility and performance region modeling of analog and digital circuits, Analog Integrated Circuits and Signal Processing, v.10 n.1-2, p.23-43, June/July 1996 [doi>10.1007/BF00713977]
• 12: [12] M. Jimenez, J. Llaberia, and A. Fernandez. Loop bounds computation for multilevel tiling. In Sixth Euromicro Workshop on Parallel and Distributed Processing, 1998.
• 13: [13] B. D. Smedt and G. G. E. Gielen, WATSON: Design space boundary exploration and model generation for analog and RFIC design. IEEE Trans. CAD, 2003.
• 14: Guido Stehr , Helmut Graeb , Kurt Antreich, Performance trade-off analysis of analog circuits by normal-boundary intersection, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776073]
• 15: Guido Stehr , Michael Pronath , Frank Schenkel , Helmut Graeb , Kurt Antreich, Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.241, November 09-13, 2003 [doi>10.1109/ICCAD.2003.85]
• 16: P. Veselinovic , D. Leenaerts , W. van Bokhoven , F. Leyn , F. Proesmans , G. Gielen , W. Sansen, A flexible topology selection program as part of an analog synthesis system, Proceedings of the 1995 European conference on Design and Test, p.119, March 06-09, 1995
• 17: [17] G. M. Ziegler. Lectures on Polytopes. Springer Verlag, New York, 1995.