Low-power programmable routing circuitry for FPGAs

ABSTRACT

We propose two new FPGA routing switch designs that are programmable to operate in three different modes: high-speed, low-power or sleep. High-speed mode provides similar power and performance to a traditional routing switch. In low-power mode, speed is curtailed in order to reduce power consumption. Our first switch design reduces leakage power consumption by 36-40% in low-power vs. high-speed mode (on average); dynamic power is reduced by up to 28%. Leakage power in sleep mode is 61% lower than in high-speed mode. A second switch design offers a 36% smaller area overhead and reduces leakage by 28-30% in low-power vs. high-speed mode. The proposed switch designs require only minor changes to a traditional routing switch, making them easy to incorporate into current FPGA interconnect. The applicability of the new switches is motivated through an analysis of timing slack in industrial FPGA designs. Specifically, we show that a considerable fraction of routing switches may be slowed down (operate in low-power mode), without impacting overall design performance.

REFERENCES

• 1: [1] 2002 International Technology Roadmap for Semiconductors (ITRS).
• 2: [2] http://www.device.eecs.berkeley.edu/~ptm/.
• 3: Amit Agarwal , Chris H. Kim , Saibal Mukhopadhyay , Kaushik Roy, Leakage in nano-scale technologies: mechanisms, impact and design considerations, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996571]
• 4: Mohab Anis , Mohamed Mahmoud , Mohamed Elmasry , Shawki Areibi, Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514041]
• 5: Navid Azizi , Farid N. Najm, An Asymmetric SRAM Cell to Lower Gate Leakage, Proceedings of the 5th International Symposium on Quality Electronic Design, p.534-539, March 22-24, 2004
• 6: Benton H. Calhoun , Frank A. Honore , Anantha Chandrakasan, Design methodology for fine-grained leakage control in MTCMOS, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871535]
• 7: A. Gayasen , Y. Tsai , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , T. Tuan, Reducing leakage energy in FPGAs using region-constrained placement, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968289]
• 8: Varghese George , Jan M. Rabaey, Low-energy FPGAs: architecture and design, Kluwer Academic Publishers, Norwell, MA, 2001
• 9: Chris H. Kim , Jae-Joon Kim , Saibal Mukhopadhyay , Kaushik Roy, A forward body-biased low-leakage SRAM cache: device and architecture considerations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871511]
• 10: [10] R. K. Krishnamurthy, A. Alvandpour, V. De, and S. Borkar. High-performance and low-power challenges for sub-70nm microprocessor circuits. In IEEE Custom Integrated Circuits Conference, pages 125-128, 2002.
• 11: [11] K. Kumagai, H. Iwaki, H. Yoshida, H. Suzuki, T. Yamada, and S. Kurosawa. A novel powering-down scheme for low Vt CMOS circuits. In IEEE Symposium on VLSI Circuits, pages 44-45, 1998.
• 12: [12] G. Lemieux. Design of interconnection networks for programmable logic devices. In Ph.D. Thesis. ECE Department, University of Toronto, 2003.
• 13: David Lewis , Vaughn Betz , David Jefferson , Andy Lee , Chris Lane , Paul Leventis , Sandy Marquardt , Cameron McClintock , Bruce Pedersen , Giles Powell , Srinivas Reddy , Chris Wysocki , Richard Cliff , Jonathan Rose, The stratixπ routing and logic architecture, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611821]
• 14: Fei Li , Deming Chen , Lei He , Jason Cong, Architecture evaluation for power-efficient FPGAs, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611844]
• 15: Fei Li , Yan Lin , Lei He, FPGA power reduction using configurable dual-Vdd, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996767]
• 16: Fei Li , Yan Lin , Lei He , Jason Cong, Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968288]
• 17: Kara K. W. Poon , Andy Yan , Steven J. E. Wilton, A Flexible Power Model for FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.312-321, September 02-04, 2002
• 18: Arifur Rahman , Vijay Polavarapuv, Evaluation of low-leakage design techniques for field programmable gate arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968285]
• 19: [19] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. In Proceedings of the IEEE, pages 305-327, February 2003.
• 20: Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503072]
• 21: [21] T. Tuan and B. Lai. Leakage power analysis of a 90nm FPGA. In IEEE Custom Integrated Circuits Conference, pages 57-60, 2003.
• 22: [22] Q. Wang and S. B. K. Vrudhula. Algorithms for minimizing standby power in deep submicrometer, dual-Vt CMOS circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(3):306-318, March 2002.
• 23: [23] Xilinx, Inc., San Jose, CA. Spartan-3 FPGA Data Sheet, 2004.