SILENT: serialized low energy transmission coding for on-chip interconnection networks

ABSTRACT

On-chip source-synchronous serial communication has many advantages over multi-bit parallel communication in the aspects of skew, crosstalk area cost, wiring difficulty, and clock synchronization. However, the serial wire tends to dissipate more energy than parallel bus due to the bit multiplexing. We propose a coding method to reduce the transmission energy of the serial communication by minimizing the number of transitions on the serial wire. We demonstrate the significant energy saving in a multimedia application, 3D graphics. We also apply the coding technique to a CMOS SoC implementation which integrates various processing units with packet switched on-chip networks.

REFERENCES

• 1: [1] S.J. Lee, et al., "An 800MHz Star-Connected On-Chip Network for Application to Systems on a Chip," ISSCC Dig. of Tech. Papers, pp. 468- 469, 2003.
• 2: [2] B. Lau, et al., "A 2.6-GByte/s Multipurpose Chip-to-Chip Interface," Journal of Solid-State Circuits, vol. 33, no. 11, Nov. 1998.
• 3: [3] S. Kimura, et al., "An On-Chip High Speed Serial Communication Method Based on Independent Ring Oscillators," ISSCC Dig. of Tech. Papers, pp. 390-391, 2003.
• 4: Paul E. Landman , Jan M. Rabaey, Architectural power analysis: the dual bit type method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.2, p.173-187, June 1995 [doi>10.1109/92.386219]
• 5: Mircea R. Stan , Wayne P. Burleson, Low-power encodings for global communication in CMOS VLSI, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.444-455, Dec. 1997 [doi>10.1109/92.645071]
• 6: Yazdan Aghaghiri , Farzan Fallah , Massoud Pedram, Irredundant address bus encoding for low power, Proceedings of the 2001 international symposium on Low power electronics and design, p.182-187, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383128]
• 7: [7] R. Woo, et al., "A 210mW Graphics LSI Implementing Full 3D Pipeline with 264Mtexels/s Texturing for Mobile Multimedia Applications," ISSCC Dig. of Tech. Papers, pp. 44-45, 2003.
• 8: [8] K. Lee, et al., "A 51mW 1.6GHz Network for Low-Power Heterogeneous SoC Platfrom," ISSCC Dig. of Tech, Papers, pp. 152-153, 2004.