A thermal-driven floorplanning algorithm for 3D ICs

ABSTRACT

As the technology progresses, interconnect delays have become bottlenecks of chip performance. 3D integrated circuits are proposed as one way to address this problem. However, thermal problem is a critical challenge for 3D IC circuit design. We propose a thermal-driven 3D floorplanning algorithm. Our contributions include: (1) a new 3D floorplan representation, CBA and new interlayer local operations to more efficiently exploit the solution space; (2) an efficient thermal-driven 3D floorplanning algorithm with an integrated compact resistive network thermal model (CBA-T); (3) two fast thermal-driven 3D floorplanning algorithms using two different thermal models with different runtime and quality (CBA-T-Fast and CBA-T-Hybrid). Our experiments show that the proposed 3D floorplan algorithm with CBA representation can reduce the wirelength by 29% compared with a recent published result from (Hsiu et al., 2004). In addition, compared to a nonthermal-driven 3D floorplanning algorithm, the thermal-driven 3D floorplanning algorithm can reduce the maximum on-chip temperature by 56%.

REFERENCES

• 1: [1] K. Banerjee, "Thermal effects in deep submicron VLSI interconnects," IEEE Int. Symp. Quality Electronic Design, 2000.
• 2: [2] K. Banerjee, S. J. Souri, P. Kapur, K. C. Saraswat, "3D ICs: A novel chip design for improving deep submicron interconnect performance and systems-on-chip integration," Proc. IEEE, Special Issue on Interconnects, May 2001, pp. 602-633.
• 3: [3] K. Bazargan, R. Kastner, and M. Sarrafzadeh " 3D Floorplanning: Simulated Annealing and Greedy Placement Methods for Reconfigurable Computing Systems", Journal of Design Automation for Embedded Systems, 2000.
• 4: Yun-Chih Chang , Yao-Wen Chang , Guang-Ming Wu , Shu-Wei Wu, B*-Trees: a new representation for non-slicing floorplans, Proceedings of the 37th conference on Design automation, p.458-463, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337541]
• 5: Guoqiang Chen , Sachin Sapatnekar, Partition-driven standard cell thermal placement, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA [doi>10.1145/640000.640018]
• 6: [6] T.Y. Chiang, S.J. Souri, C.O. Chui, and K.C. Saraswat, "Thermal Analysis of Heterogeneous 3D ICs with Various Integration Scenarios", Technical Dig. IEDM, 2001, pp.681- 684.
• 7: Chris C. N. Chu , D. F. Wong, A matrix synthesis approach to thermal placement, Proceedings of the 1997 international symposium on Physical design, p.163-168, April 14-16, 1997, Napa Valley, California, United States [doi>10.1145/267665.267708]
• 8: [8] W. K. Chu and W. H. Kao, "A three-dimensional transient electrothermal simulation system for IC's", Proc 1st THERMINIC Workshop, pp. 201-207 Sept. 1995.
• 9: Yangdong Deng , Wojciech P. Maly, Interconnect characteristics of 2.5-D system integration scheme, Proceedings of the 2001 international symposium on Physical design, p.171-175, April 01-04, 2001, Sonoma, California, United States [doi>10.1145/369691.369763]
• 10: Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003 [doi>10.1109/ICCAD.2003.60]
• 11: Pei-Ning Guo , Chung-Kuan Cheng , Takeshi Yoshimura, An O-tree representation of non-slicing floorplan and its applications, Proceedings of the 36th ACM/IEEE conference on Design automation, p.268-273, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309928]
• 12: Xianlong Hong , Gang Huang , Yici Cai , Jiangchun Gu , Sheqin Dong , Chung Kuan Cheng , Jun Gu, Corner block list: an effective and efficient topological representation of non-slicing floorplan, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 13: [13] S. B. Horn "Vertically integrated sensor arrays VISA" (Invited), Defense and Security Symposium 2004.
• 14: [14] S. Im and K. Banerjee, "Full Chip Thermal Analysis of Planar (2D) and Vertically Integrated (3D) High Performance ICs", Tech. Digest IEDM, 2000, pp.727-730.
• 15: [15] T. H. Lee, " A vertical leap for microchips", Scientific American. 2002
• 16: Shigetoshi Nakatake , Kunihiro Fujiyoshi , Hiroshi Murata , Yoji Kajitani, Module placement on BSG-structure and IC layout applications, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.484-491, November 10-14, 1996, San Jose, California, United States
• 17: Jai-Ming Lin , Yao-Wen Chang, TCG: a transitive closure graph-based representation for non-slicing floorplans, Proceedings of the 38th conference on Design automation, p.764-769, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379062]
• 18: Hiroshi Murata , Ernest S. Kuh, Sequence-pair based placement method for hard/soft/pre-placed modules, Proceedings of the 1998 international symposium on Physical design, p.167-172, April 06-08, 1998, Monterey, California, United States [doi>10.1145/274535.274560]
• 19: [19] P. H. Shiu, R. Ravichandran, S. Easwar, and S. K. Lim, "Multi-layer Floorplanning for Reliable System-on-Package", accepted by IEEE International Conference on Circuits and Systems, May, 2004.
• 20: [20] M. Stan, K. Skadron, M. Barcella, W. Huang, K. Sankaranarayanan, and S. Velusamy. "HotSpot: a Dynamic Compact Thermal Model at the Processor-Architecture Level." Microelectronics Journal, Volume 34, Issue 12, Dec. 2003, Pages 1153-1165.
• 21: [21] C. H. Tsai and S. M. Kang, "Cell-Level Placement for Improving Substrate Thermal Distribution," IEEE Trans. On Computer.-Aided Des, vol. 19, no. 2, pp. 253-266, Feb. 2000.
• 22: [22] Y. K. Tsui, S. W. R. Lee, J. S. Wu, J. K. Kim and M. M. F. Yuen, "Three-dimensional packaging for multi-chip module withthrough-the-silicon via hole", Electronics Packaging Technology, 5th Conference, pp. 1-7 2003.
• 23: Ting-Yuan Wang , Yu-Min Lee , Charlie Chung-Ping Chen, 3D thermal-ADI: an efficient chip-level transient thermal simulator, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA [doi>10.1145/640000.640007]
• 24: [24] P. Wilkerson, A. Raman, and M. Turowski "Fast, Automated Thermal Simulation of Three-Dimensional Integrated Circuits", ITherm 2004, Las Vegas, Nevada, 1-4 June 2004.
• 25: [25] H. Yamazaki, K. Sakanushi, S. Nakatake, Y. Kajitani, "The 3D-packing by Meta Data Structure and Packing heuristics" IEICE Trans Fundamentals, pp. 639-645 April 2000.
• 26: [26] CFD-ACE+ Module Manual, Vol. I, Version 2002.
• 27: [27] http://www.irvine-sensors.com/r_and_d.html
• 28: [28] International Technology Roadmap for Semiconductors 2003.