| N-synchronous Kahn networks: a relaxed model of synchrony for real-time systems |
| Full text |
Pdf
(225 KB)
|
| Source
|
Annual Symposium on Principles of Programming Languages
archive
Conference record of the 33rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages
table of contents
Charleston, South Carolina, USA
Pages: 180 - 193
Year of Publication: 2006
ISBN:1-59593-027-2
Also published in ...
|
|
Authors
|
|
Albert Cohen
|
ALCHEMY Group, INRIA Futurs and LRI, Paris-Sud 11 University, France
|
|
Marc Duranton
|
Philips Research Laboratories, Eindhoven, The Netherlands
|
|
Christine Eisenbeis
|
ALCHEMY Group, INRIA Futurs and LRI, Paris-Sud 11 University, France
|
|
Claire Pagetti
|
ALCHEMY Group, INRIA Futurs and LRI, Paris-Sud 11 University, France and CERT, ONERA, Toulouse, France
|
|
Florence Plateau
|
LRI, Paris-Sud 11 University, France
|
|
Marc Pouzet
|
LRI, Paris-Sud 11 University, France
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 8, Downloads (12 Months): 59, Citation Count: 3
|
|
|
ABSTRACT
The design of high-performance stream-processing systems is a fast growing domain, driven by markets such like high-end TV, gaming, 3D animation and medical imaging. It is also a surprisingly demanding task, with respect to the algorithmic and conceptual simplicity of streaming applications. It needs the close cooperation between numerical analysts, parallel programming experts, real-time control experts and computer architects, and incurs a very high level of quality insurance and optimization.In search for improved productivity, we propose a programming model and language dedicated to high-performance stream processing. This language builds on the synchronous programming model and on domain knowledge -- the periodic evolution of streams -- to allow correct-by-construction properties to be proven by the compiler. These properties include resource requirements and delays between input and output streams. Automating this task avoids tedious and error-prone engineering, due to the combinatorics of the composition of filters with multiple data rates and formats. Correctness of the implementation is also difficult to assess with traditional (asynchronous, simulation-based) approaches. This language is thus provided with a relaxed notion of synchronous composition, called n-synchrony: two processes are n-synchronous if they can communicate in the ordinary (0-)synchronous model with a FIFO buffer of size n.Technically, we extend a core synchronous data-flow language with a notion of periodic clocks, and design a relaxed clock calculus (a type system for clocks) to allow non strictly synchronous processes to be composed or correlated. This relaxation is associated with two sub-typing rules in the clock calculus. Delay, buffer insertion and control code for these buffers are automatically inferred from the clock types through a systematic transformation into a standard synchronous program. We formally define the semantics of the language and prove the soundness and completeness of its clock calculus and synchronization transformation. Finally, the language is compared with existing formalisms.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
| |
2
|
A. Benveniste, P. Caspi, S. Edwards, N. Halbwachs, P. Le Guernic, and R. de Simone. The Synchronous Languages Twelve Years Later. Proceedings of the IEEE, 91(1):64--83, 2003.
|
| |
3
|
|
| |
4
|
G. Berry. The Foundations of Esterel. MIT Press, 2000.
|
 |
5
|
J.-Y. Brunel , W. M. Kruijtzer , H. J. H. N. Kenter , F. Pétrot , L. Pasquier , E. A. de Kock , W. J. M. Smits, COSY communication IP's, Proceedings of the 37th conference on Design automation, p.406-409, June 05-09, 2000, Los Angeles, California, United States
[doi> 10.1145/337292.337515]
|
| |
6
|
J. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt. Ptolemy: A framework for simulating and prototyping heterogenous systems. Int. Journal in Computer Simulation, 4(2):155--182, 1994.
|
| |
7
|
|
 |
8
|
|
| |
9
|
Zbigniew Chamski , Marc Duranton , Albert Cohen , Christine Eisenbeis , Paul Feautrier , Daniela Genius, Application-domain-driven system design for pervasive video processing, Ambient intelligence: impact on embedded system design, Kluwer Academic Publishers, Norwell, MA, 2003
|
| |
10
|
|
 |
11
|
Albert Cohen , Marc Duranton , Christine Eisenbeis , Claire Pagetti , Florence Plateau , Marc Pouzet, Synchronization of periodic clocks, Proceedings of the 5th ACM international conference on Embedded software, September 18-22, 2005, Jersey City, NJ, USA
[doi> 10.1145/1086228.1086289]
|
 |
12
|
|
| |
13
|
J.-L. Colaço and M. Pouzet. Clocks as first class abstract types. In Rajeev Alur and Insup Lee, editors, EMSOFT'03, volume 2855 of Lecture Notes in Computer Science, pages 134--155. Springer, 2003.
|
 |
14
|
E. A. de Kock , W. J. M. Smits , P. van der Wolf , J.-Y. Brunel , W. M. Kruijtzer , P. Lieverse , K. A. Vissers , G. Essink, YAPI: application modeling for signal processing systems, Proceedings of the 37th conference on Design automation, p.402-405, June 05-09, 2000, Los Angeles, California, United States
[doi> 10.1145/337292.337511]
|
| |
15
|
|
| |
16
|
K. Goossens, G. Prakash, J. Röver, and A. P. Niranjan. Interconnect and memory organization in SOCs for advanced set-top boxes and TV -- evolution, analysis, and trends. In Jari Nurmi, Hannu Tenhunen, Jouni Isoaho, and Axel Jantsch, editors, Interconnect-Centric Design for Advanced SoC and NoC, chapter 15, pages 399--423. Kluwer, April 2004.
|
| |
17
|
N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud. The synchronous dataflow programming language lustre. Proceedings of the IEEE, 79(9):1305--1320, September 1991.
|
| |
18
|
G. Kahn. The semantics of a simple language for parallel programming. In J. L. Rosenfeld, editor, Information processing, pages 471--475, Stockholm, Sweden, Aug 1974. North Holland, Amsterdam.
|
| |
19
|
P. Le Guernic, J.-P. Talpin, and J.-C. Le Lann. Polychrony for system design. Journal for Circuits, Systems and Computers, Special Issue on Application Specific Hardware Design, April 2003.
|
| |
20
|
C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1), 1991.
|
| |
21
|
A.J.M. Moonen, M. Bekooij, and J. van Meerbergen. Timing analysis model for network based multiprocessor systems. In proceedings of ProRISC, 15th annual Workshop of Circuits, System and Signal Processing, pages pages 91--99, Veldhoven, The Netherlands, November 2004. ISBN: 90-73461-43-X.
|
| |
22
|
|
 |
23
|
|
| |
24
|
|
| |
25
|
|
|