A chip prototyping substrate: the flexible architecture for simulation and testing (FAST)

ABSTRACT

We describe a hybrid hardware emulation environment: the Flexible Architecture for Simulation and Testing (FAST). FAST integrates field-programmable gate arrays (FPGAs), microprocessors, and memory to enable rapid prototyping of chip multiprocessors, multithreaded architectures, or other novel computer architectures and chip-level memory systems. FAST combines configurable and fixed-function hardware and software to facilitate rapid prototyping by utilizing components optimized for their particular tasks: FPGAs for interconnect and glue logic; processors for rapid program execution; and SRAMs for fast memory. Unlike software simulators, FAST can simulate complex designs at multi-megahertz speeds regardless of the simulation detail. We illustrate FAST's utility by describing mappings of both a small-scale CMP with speculation support and a large-scale CMP connected using a network. We then show performance results from a very simple, decoupled 4-way CMP executing small test programs.

REFERENCES

• 1: Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002 [doi>10.1109/2.982917]
• 2: Luiz André Barroso , Sasan Iman , Jaeheon Jeong , Koray Öner , Michel Dubois , Krishnan Ramamurthy, RPM: A Rapid Prototyping Engine for Multiprocessor Systems, Computer, v.28 n.2, p.26-34, February 1995 [doi>10.1109/2.347997]
• 3: Douglas C. Bossen , Joel M. Tendler , Kevin Reick, Power4 System Design for High Reliability, IEEE Micro, v.22 n.2, p.16-24, March 2002 [doi>10.1109/MM.2002.997876]
• 4: David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 5: John D. Davis , James Laudon , Kunle Olukotun, Maximizing CMP Throughput with Mediocre Cores, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques (PACT'05), p.51-62, September 17-21, 2005 [doi>10.1109/PACT.2005.42]
• 6: Michel Dubois , Jaeheon Jeong , Yong Ho Song , Adrian Moga, Rapid Hardware Prototyping on RPM-2, IEEE Design & Test, v.15 n.3, p.112-118, July 1998 [doi>10.1109/54.706042]
• 7: Joel Emer , Pritpal Ahuja , Eric Borch , Artur Klauser , Chi-Keung Luk , Srilatha Manne , Shubhendu S. Mukherjee , Harish Patil , Steven Wallace , Nathan Binkert , Roger Espasa , Toni Juan, Asim: A Performance Model Framework, Computer, v.35 n.2, p.68-76, February 2002 [doi>10.1109/2.982918]
• 8: Lance Hammond , Benedict A. Hubbert , Michael Siu , Manohar K. Prabhu , Michael Chen , Kunle Olukotun, The Stanford Hydra CMP, IEEE Micro, v.20 n.2, p.71-84, March 2000 [doi>10.1109/40.848474]
• 9: J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
• 10: Christopher J. Hughes , Vijay S. Pai , Parthasarathy Ranganathan , Sarita V. Adve, RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors, Computer, v.35 n.2, p.40-49, February 2002 [doi>10.1109/2.982915]
• 11: Jaehyuk Huh , Doug Burger , Stephen W. Keckler, Exploring the Design Space of Future CMPs, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.199-210, September 08-12, 2001
• 12: R. Kalla, B. Sinharoy, J. Tendler, "Simultaneouos Multi-threading Implementation in POWER5," Hot Chips 15, Aug 2003
• 13: S. Kapil, "Gemini: A Power-efficient Chip Multi-Threaded (CMT) UltraSPARC® Processor," Hot Chips 15, Aug 2003
• 14: David Koufaty , Deborah T. Marr, Hyperthreading Technology in the Netburst Microarchitecture, IEEE Micro, v.23 n.2, p.56-65, March 2003 [doi>10.1109/MM.2003.1196115]
• 15: Venkata Krishnan , Josep Torrellas, A Chip-Multiprocessor Architecture with Speculative Multithreading, IEEE Transactions on Computers, v.48 n.9, p.866-880, September 1999 [doi>10.1109/12.795218]
• 16: Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st annual international symposium on Computer architecture, p.64, June 19-23, 2004, München, Germany
• 17: Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002 [doi>10.1109/2.982916]
• 18: Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada
• 19: Doug Matzke, Will Physical Scalability Sabotage Performance Gains?, Computer, v.30 n.9, p.37-39, September 1997 [doi>10.1109/2.612245]
• 20: S. Richardson, "MPOC: A Chip Multiprocessor for Embedded Systems," HPL Technical Report, 2002, http://www.hpl.hp.com/techreports/2002/HPL-2002-186.pdf
• 21: Mendel Rosenblum , Edouard Bugnion , Scott Devine , Stephen A. Herrod, Using the SimOS machine simulator to study complex computer systems, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.78-103, Jan. 1997 [doi>10.1145/244804.244807]
• 22: Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 23: Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy
• 24: J. Steffan , T Mowry, The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.2, January 31-February 04, 1998
• 25: Elliot Waingold , Michael Taylor , Devabhaktuni Srikrishna , Vivek Sarkar , Walter Lee , Victor Lee , Jang Kim , Matthew Frank , Peter Finch , Rajeev Barua , Jonathan Babb , Saman Amarasinghe , Anant Agarwal, Baring It All to Software: Raw Machines, Computer, v.30 n.9, p.86-93, September 1997 [doi>10.1109/2.612254]
• 26: D. W. Wall, "Limits of Instruction-Level Parallelism," WRL Research Report 93/6, Digital Western Research Laboratory, Palo Alto, CA, 1993
• 27: R3000/R3001 Designer's Guide, Integrated Device Technology, Inc., 1990
• 28: Altera Development Kits, http://www.altera.com/products/devkits/kit-dev_platforms.jsp
• 29: 128 Megabit (16 M x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory with Versatile I/O Control Data Sheet, http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/24961.pdf
• 30: Artesyn Technologies' Processor Blades and Processor subsystems, http://www.artesyncp.com/products/index.html
• 31: PMON5, http://www.carmel.com/pmon/index.html
• 32: GNU GDB, http://www.gnu.org/directory/GNU/gdb.html,
• 33: 1Mb X 36 S/DCD Sync Burst SRAMs, http://www.gsitechnology.com/8324183672.pdf
• 34: High-Speed 3.3V 64K x 36 Asynchronous Dual-Port SRAM, http://www.idt.com/products/pages/Multi-Ports-70V658.html
• 35: Mentor Emulation Products, http://www.mentor.com/emulation
• 36: RCM3200 RabbitCore User's Manual, http://www.rabbitsemiconductor.com/products/rcm3200/docs.shtml
• 37: Fujitsu, Motorola, STMicroelectronics, Synopsys, CoWare and Cadence, System-C Version 2.0 User Guide, 2002. Available at http://www.systemc.org
• 38: Xtensa Product Brief, http://www.tensilica.com/Xtensa_PB_1003.pdf
• 39: FPGA Development Boards, http://www.xilinx.com/
• 40: Xilinx Datasheets, http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
      B.7.2 Design Aids

  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS

  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.3 Applications

General Terms:
Design, Performance