Design considerations for network processor operating systems

ABSTRACT

Network processors (NPs) promise a flexible, programmable packet processing infrastructure for network systems. To make full use of the capabilities of network processors, it is imperative to provide the ability to dynamically adapt to changing traffic patterns and to provide run-time support in the form of a network processor operating system. The differences to existing operating systems and the main challenges lie in the multiprocessor nature of NPs, their on-chip resources constraints, and the real-time processing requirements. In this paper, we explore the key design tradeoffs that need to be considered when designing a network processor operating system. In particular, we explore the performance impact of (1) application analysis for partitioning, (2) network traffic characterization, (3) workload mapping, and (4) run-time adaptation. We present and discuss qualitative and quantitative results in the context of a particular application analysis and mapping framework, but the observations and conclusions are generally applicable to any run-time environment for network processors.

REFERENCES

• 1: Zachary K. Baker , Viktor K. Prasanna, A Methodology for Synthesis of Efficient Intrusion Detection Systems on FPGAs, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.135-144, April 20-23, 2004
• 2: Elson, J., and Cerpa, A. Internet content adaptation protocol (ICAP). RFC3507, Network Working Group, Apr. 2003.
• 3: EZchip Technologies Ltd. NP-110-Gigabit 7-Layer Network Processor. Yokneam, Israel, 2002. http://www.ezchip.com/html/pr_np-1.html.
• 4: Gavrilovska, A., Schwan, K., Nordstrom, O., and Seifu, H. Network processors as building blocks in overlay networks. In Proc. of Hot Interconnects(Stanford, CA, Aug. 2003), ACM, pp. 83--88.
• 5: Goglin, S. D., Hooper, D., Kumar, A., and Yavatkar, R. Advanced software framework, tools, and languages for the IXP family. Intel Technology Journal 7, 4 (Nov. 2004), 64--76.
• 6: IBM Corporation. IBMPower Network Processors, 2000. http://www.chips.ibm.com/products/wired/communications/network_processors.html.
• 7: Intel Corporation. Intel Second Generation Network Processor, 2002. http://www.intel.com/design/network/products/npfamily/ixp2400.htm.
• 8: Eddie Kohler , Robert Morris , Benjie Chen , John Jannotti , M. Frans Kaashoek, The click modular router, ACM Transactions on Computer Systems (TOCS), v.18 n.3, p.263-297, Aug. 2000 [doi>10.1145/354871.354874]
• 9: Kokku, R., Riché, T., Kunze, A., Mudigonda, J., Jason, J., and Vin, H. A case for run-time adaptation in packet processing systems. In Proc. of the 2nd Workshop on Hot Topics in Networks (HOTNETS-II)(Cambridge, MA, Nov. 2003).
• 10: Lucent Technologies Inc. PayloadPlusTM Fast Pattern Processor, Apr. 2000. http://www.agere.com/support/non-nda/docs/FPPProductBrief.pdf.
• 11: B. A. Malloy , E. L. Lloyd , M. L. Soffa, Scheduling DAG's for Asynchronous Multiprocessor Execution, IEEE Transactions on Parallel and Distributed Systems, v.5 n.5, p.498-508, May 1994 [doi>10.1109/71.282560]
• 12: Memik, G., and Mangione-Smith, W. H. NEPAL: A framework for efficiently structuring applications for network processors. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9)(Anaheim, CA, Feb. 2003).
• 13: Rajeev Motwani , Prabhakar Raghavan, Randomized algorithms, Cambridge University Press, New York, NY, 1995
• 14: Plishker, W., Ravindran, K., Shah, N., and Keutzer, K. Automated task allocation for network processors. In Proc. of Network System Design Conference(Oct. 2004), pp. 235--245.
• 15: Ramaswamy, R., Weng, N., and Wolf, T. Application analysis and resource mapping for heterogeneous network processor architectures. In Proc. of Third Workshop on Network Processors and Applications (NP-3) in conjunction with Tenth International Symposium on High Performance Computer Architecture (HPCA-10)(Madrid, Spain, Feb. 2004), pp. 103--119.
• 16: Ramaswamy, R., Weng, N., and Wolf, T. Analysis of network processing workloads. In Proc. of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)(Austin, TX, Mar. 2005), pp. 226--235.
• 17: Shah, N., Plishker, W., and Keutzer, K. NP-Click: A programming model for the intel IXP1200. In Proc. of Second Network Processor Workshop (NP-2) in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9)(Anaheim, CA, Feb. 2003), pp. 100--111.
• 18: David E. Taylor , Jonathan S. Turner , John W. Lockwood , Edson L. Horta, Dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.38 n.3, p.295-310, February 21, 2002 [doi>10.1016/S1389-1286(01)00289-4]
• 19: Teja Technologies. TejaNP Datasheet, 2003. http://www.teja.com.
• 20: Ning Weng , Tilman Wolf, Profiling and mapping of parallel workloads on network processors, Proceedings of the 2005 ACM symposium on Applied computing, March 13-17, 2005, Santa Fe, New Mexico [doi>10.1145/1066677.1066879]
• 21: Wolf, T., and Franklin, M. A. CommBench - a telecommunications benchmark for network processors. In Proc. of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)(Austin, TX, Apr. 2000), pp. 154--162.

INDEX TERMS

Primary Classification:
  D. Software
  D.4 OPERATING SYSTEMS
      D.4.1 Process Management

General Terms:
Design

Keywords:
application mapping, application partitioning, network processors