Combining hardware and software cache coherence strategies

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Combining hardware and software cache coherence strategies

Full text

Pdf (979 KB)

Source

International Conference on Supercomputing archive
Proceedings of the 5th international conference on Supercomputing table of contents

Cologne, West Germany

Pages: 274 - 283

Year of Publication: 1991

ISBN:0-89791-434-1

Authors

David J. Lilja	Center for Supercomputing Research and Development, University of Illinois at Urbana-Champaign, Urbana, Illinois
Pen-Chung Yew	Center for Supercomputing Research and Development, University of Illinois at Urbana-Champaign, Urbana, Illinois

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 15, Citation Count: 7

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/109025.109093 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	A. Agawal , A. Gupta, Memory-reference characteristics of multiprocessor applications under MACH, Proceedings of the 1988 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.215-225, May 24-27, 1988, Santa Fe, New Mexico, United States
	2	A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, United States
	3	James Archibald , Jean Loup Baer, An economical solution to the cache coherence problem, Proceedings of the 11th annual international symposium on Computer architecture, p.355-362, January 1984
	4	M. Berry. "The Perfect Club Benchmarks: Effective Performance Evaluation of Supercomputers", Univ. of Illinois CSRD Rpt. No. 827, May 1989.
	5	L. M. Censier and P. Feautrler. "A New Solution to Coherence Problems in Multlcache Systems," IEEE Tran. on Computers, Dec. 1978, pp. 1112- 1118.
	6	H. Cheong , A. V. Vaidenbaum, A cache coherence scheme with fast selective invalidation, Proceedings of the 15th Annual International Symposium on Computer architecture, p.299-307, May 30-June 02, 1988, Honolulu, Hawaii, United States
	7	H. Cheong and A. V. Veidenbaum. "Stale Data Detection and Coherence Enforcement Using Flow Analysis," Int. Conf. Par. Proe., Vol. I, 1988, pp. 138-145.
	8	Hoichi Cheong , Alex Veidenbaum, A version control approach to Cache coherence, Proceedings of the 3rd international conference on Supercomputing, p.322-330, June 05-09, 1989, Crete, Greece [doi>10.1145/318789.318824]
	9	R. Eigenmann, et al. "Cedar Fortran and Its Compiler", Univ. of Illinois CSRD Rpt. No. 966, Jan. 1990.
	10	James R. Goodman, Using cache memory to reduce processor-memory traffic, Proceedings of the 10th annual international symposium on Computer architecture, p.124-131, June 13-17, 1983, Stockholm, Sweden
	11	Allan Gottlieb , Ralph Grishman , Clyde P. Kruskal , Kevin P. McAuliffe , Larry Rudolph , Marc Snir, The NYU Ultracomputer—designing a MIMD, shared-memory parallel machine (Extended Abstract), Proceedings of the 9th annual symposium on Computer Architecture, p.27-42, April 26-29, 1982, Austin, Texas, United States
	12	A. Gupta, et al. "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes," Int. Conf. Par. Proc., Vol. I, 1990, pp. 312-321.
	13	David V. James , Anthony T. Laundrie , Stein Gjessing , Gurindar Sohi, Scalable coherent interface, Computer, v.23 n.6, p.74-77, June 1990 [doi>10.1109/2.55503]
	14	R. H. Katz , S. J. Eggers , D. A. Wood , C. L. Perkins , R. G. Sheldon, Implementing a cache consistency protocol, ACM SIGARCH Computer Architecture News, v.13 n.3, p.276-283, June 1985
	15	C. P. Kruskal and M. Snir. "The Performance of Multistage Interconnection Networks for Multiprocessors," IEEE Tran. on Computers, Dec. 1983, pp. 1091-1098.
	16	D. J. Kuck, et al. "Parallel Supercomputing Today and the Cedar Approach," Science, 28 Feb. 1986, pp. 967-974.
	17	D. J. Lilja and P.-C. Yew. "A Compiler-Assisted Directory-Based Cache Coherence Scheme", Univ. of Illinois, CSRD Rpt. No. 990, Nov. 1990.
	18	Hock-Beng Lim , Pen-Chung Yew, Parallel program behavioral study on a shared-memory multiprocessor, Proceedings of the 5th international conference on Supercomputing, p.386-395, June 17-21, 1991, Cologne, West Germany [doi>10.1145/109025.109115]
	19	S. L. Min and J.-L. Baer. ~'A Timestamp-based Cache Coherence Scheme," Int. Conf. Par. Pro~., Vol. I, 1989, pp. 23-32.
	20	Brian W. O'Krafka , A. Richard Newton, An empirical evaluation of two memory-efficient directory methods, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.138-147, June 1990
	21	Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, Proceedings of the 11th annual international symposium on Computer architecture, p.348-354, January 1984
	22	G. F. Pfister, et al. "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture," Int. Conf. Par. Proc., 1985, pp. 764-771.
	23	W. Weber , A. Gupta, Analysis of cache invalidation patterns in multiprocessors, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.243-256, April 03-06, 1989, Boston, Massachusetts, United States

CITED BY 7

	Farnaz Mounes-Toussi , David J. Lilja , Zhiyuan Li, An evaluation of a compiler optimization for improving the performance of a coherence directory, Proceedings of the 8th international conference on Supercomputing, p.75-84, July 11-15, 1994, Manchester, England
	David J. Lilja, Cache coherence in large-scale shared-memory multiprocessors: issues and comparisons, ACM Computing Surveys (CSUR), v.25 n.3, p.303-338, Sept. 1993
	Tao Li , Lizy Kurian John, ADir_pNB: A Cost-Effective Way to Implement Full Map Directory-Based Cache Coherence Protocols, IEEE Transactions on Computers, v.50 n.9, p.921-934, September 2001
	Yung-Chin Chen , Alexander V. Veidenbaum, Comparison and analysis of software and directory coherence schemes, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.818-829, November 18-22, 1991, Albuquerque, New Mexico, United States
	D. J. Lilja , P. C. Yew, Improving Memory Utilization in Cache Coherence Directories, IEEE Transactions on Parallel and Distributed Systems, v.4 n.10, p.1130-1146, October 1993
	Ravi Iyer, CQoS: a framework for enabling QoS in shared caches of CMP platforms, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
	Farnaz Mounes-Toussi , David J. Lilja, The Potential of Compile-Time Analysis to Adapt the Cache Coherence Enforcement Strategy to the Data Sharing Characteristics, IEEE Transactions on Parallel and Distributed Systems, v.6 n.5, p.470-481, May 1995