| Equivalence checking of arithmetic expressions using fast evaluation |
| Full text |
Pdf
(245 KB)
|
| Source
|
International Conference on Compilers, Architecture and Synthesis for Embedded Systems
archive
Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems
table of contents
San Francisco, California, USA
SESSION: Compilation
table of contents
Pages: 147 - 156
Year of Publication: 2005
ISBN:1-59593-149-X
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 0, Downloads (12 Months): 31, Citation Count: 1
|
|
|
ABSTRACT
Arithmetic expressions are the fundamental building blocks of hardware and software systems. An important problem in computational theory is to decide if two arithmetic expressions are equivalent. However, the general problem of equivalence checking, in digital computers, belongs to the NP Hard class of problems. Moreover, existing general techniques for solving this decision problem are applicable to very simple expressions and impractical when applied to more complex expressions found in programs written in high-level languages. In this paper we propose a method for solving the arithmetic expression equivalence problem using partial evaluation. In particular, our technique is specifically designed to solve the problem of equivalence checking of arithmetic expressions obtained from high-level language descriptions of hardware/software systems, which consists of regular arithmetic operators (+, -, x) and logical operators (and, or, not). In our method, we use interval analysis to substantially prune the domain space of arithmetic expressions and limit the evaluation effort to a sufficiently limited set of subspaces. Our results show that the proposed method is fast enough to be of use in practice.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
|
| |
2
|
S.B. Akers. Binary decision diagrams. IEEE ransactions on Computers, 27(6):509--516, 1978.
|
| |
3
|
R. Camposano. Path-based scheduling for synthesis. EEE Transactions on Computer-Aided Design of ntegrated Circuits and Systems, 10(1):85--93, 1991.
|
 |
4
|
Viraphol Chaiyakul , Daniel D. Gajski , Loganath Ramachandran, High-level transformations for minimizing syntactic variances, Proceedings of the 30th international conference on Design automation, p.413-418, June 14-18, 1993, Dallas, Texas, United States
[doi> 10.1145/157485.164956]
|
| |
5
|
|
 |
6
|
E. M. Clarke , K. L. McMillan , X Zhao , M. Fujita , J. Yang, Spectral transforms for large boolean functions with applications to technology mapping, Proceedings of the 30th international conference on Design automation, p.54-60, June 14-18, 1993, Dallas, Texas, United States
[doi> 10.1145/157485.164569]
|
| |
7
|
N. Dershowitz. Rewrite systems. Handbook of Theoretical Computer Science, Elsevier Science Publishers, 1990.
|
 |
8
|
|
| |
9
|
R. Drechsler. Formal verification of circuits. Kluwer Academic Publishers, The Nederlands, 2000.
|
| |
10
|
|
| |
11
|
J. Ferrante and C.W. Rackoff. The computational complexity of logical theories. Lecture Notes in Mathematics, 718, 1979.
|
| |
12
|
M.A. Ghodrat and T. Givargis. Equivalence checking of arithmetic expressions using fast evaluation. Center for Embedded Computer System Technical Report CECS-05-07, 2005.
|
| |
13
|
M.A. Ghodrat and T. Givargis. Expression equivalence checking using interval analysis. Center for Embedded Computer System Technical Report CECS-05-06, 2005.
|
 |
14
|
|
 |
15
|
|
| |
16
|
Hsiao-ping Juan , Viraphol Chaiyakul , Daniel D. Gajski, Condition graphs for high-quality behavioral synthesis, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.170-174, November 06-10, 1994, San Jose, California, United States
|
| |
17
|
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
|
| |
18
|
|
| |
19
|
|
| |
20
|
|
| |
21
|
R.E. Moore. Interval analysis. Prentice-Hall, Englewood Cliffs, N. J., 1966.
|
| |
22
|
|
| |
23
|
K. Wakabayashi and T. Yoshimura. A resource sharing and control synthesis method for conditional branches. In International Conference on Computer-Aided Design, pages 62--65, 1989.
|
| |
24
|
|
 |
25
|
|
CITED BY
|
|
Mohammad Ali Ghodrat , Tony Givargis , Alex Nicolau, Control flow optimization in loops using interval analysis, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA
|
|