Designing real-time H.264 decoders with dataflow architectures

ABSTRACT

High performance microprocessors are designed with general-purpose applications in mind. When it comes to embedded applications, these architectures typically perform control-intensive tasks in a System-on-Chip (SoC) design. But they are significantly inefficient for data-intensive tasks such as video encoding/decoding. Although configurable processors fill this gap by complementing the existing functional units with instruction extensions, their performance lags behind the needs of real-time embedded tasks. In this paper, we evaluate the performance potential of a dataflow processor for H.264 video decoding. We first profile the H.264 application to capture the amount of data traffic among modules. We use this information to guide the placement of H.264 modules in the WaveScalar dataflow architecture. A simulated annealing based placement algorithm produces the final placement aiming to optimize the communication costs between the modules in the dataflow architecture. In addition to outperforming contemporary embedded and customized processors, our simulated annealing guided design shows a speedup of 13% in execution time over the original WaveScalar architecture. With our dataflow design methodology, emerging embedded applications requiring several GOPS to meet real-time constraints can be drafted within a reasonable amount of design time.

REFERENCES

• 1: ITRS 2003-2018 Roadmap - System Functional Requirements For Handheld Wireless Low Power SoC
• 2: Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000 [doi>10.1109/12.859540]
• 3: Bingfeng Mei , Serge Vernalde , Diederik Verkest , Rudy Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study, Proceedings of the conference on Design, automation and test in Europe, p.21224, February 16-20, 2004
• 4: A. Hoffmann, A, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, H. Meyr, A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 20, Issue 11, pp. 1338--1354, 2004.
• 5: In-Cheol Park , Sehyeon Kang , Yongseok Yi, Fast Cycle-accurate Behavioral Simulation for Pipelined Processors Using Early Pipeline Evaluation, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.138, November 09-13, 2003 [doi>10.1109/ICCAD.2003.67]
• 6: Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775897]
• 7: Nathan Clark , Manjunath Kudlur , Hyunchul Park , Scott Mahlke , Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.5]
• 8: Chris Rowen , Steve Leibson, Flexible architectures for engineering successful SOCs, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996755]
• 9: Tensilica web page, http://www.tensilica.com/
• 10: ARC website, http://www.arc.com
• 11: Steven Swanson , Ken Michelson , Andrew Schwerin , Mark Oskin, WaveScalar, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.291, December 03-05, 2003
• 12: H.264 TML Model, http://bs.hhi.de/ suehring/tml/
• 13: S. Saponara and C. Blanch, K. Denolf and J. Bormans, The JVT Advanced Video Coding Standard: Complexity And Performance Analysis On A Tool-by-tool Basis, ICIP Conference, 2002.
• 14: J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, T. Stockhammer and T. Wedi, Video coding with H.264/AVC: tools, performance, and complexity, IEEE Circuits and Systems Magazine, Vol. 4, Issue 1, pp. 7--28, 2004.
• 15: L. Pozzi , M. Vuleti , P. Ienne, Automatic Topology-Based Identification of Instruction-Set Extensions for Embedded Processors, Proceedings of the conference on Design, automation and test in Europe, p.1138, March 04-08, 2002
• 16: N. Pazos, A. Maxiaguine, P. Ienne, and Y. Leblebici. Parallel modelling paradigm in multimedia applications: Mapping and scheduling onto a multi-processor system-on-chip platform. In Proceedings of the International Global Signal Processing Conference, Santa Clara, Calif., September 2004.
• 17: CACTI web page, http://research.compaq.com/wrl/people/jouppi/CACTI.html
• 18: D. Burger and T.M. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report 1342, Computer Sciences Dept., University of Wisconsin-Madison, 1997.
• 19: Amitabh Srivastava , Alan Eustace, ATOM: a system for building customized program analysis tools, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.196-205, June 20-24, 1994, Orlando, Florida, United States
• 20: CoWARE LisaTek Processor Designer Manual.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles
          Subjects: Data-flow architectures

General Terms:
Design, Performance

Keywords:
H.264, WaveScalar, dataflow architecture