Virtual channels in networks on chip: implementation and evaluation on hermes NoC

ABSTRACT

Networks on chip (NoCs) draw on concepts inherited from distributed systems and computer networks subject areas to interconnect IP cores in a structured and scalable way. Congestion in NoCs reduces the overall system performance. This effect is particularly strong in networks where a single buffer is associated with each input channel, which simplifies router design, but prevents packets from sharing a physical channel at any given instant of time. The goal of this work is to describe the implementation of a mechanism to reduce performance penalization due to packet concurrence for network resources in NoCs. One way to reduce congestion is to multiplex a physical channel using virtual channels (VCs). VCs reduce latency and increase network throughput. The insertion of VCs also enables to implement policies for allocating the physical channel bandwidth, which enables to support quality of service (QoS) in applications. This paper has two main contributions. The first is the detailed implementation of a NoC router with a parameterizable number of VCs. The second is the evaluation of latency and throughput in reasonably sized instances of the Hermes NoC (8x8 mesh), with and without VCs. Additionally, the paper compares the features of the proposed router with others employing VCs. Results show that NoCs with VCs accept higher injections rates w.r.t. NoCs without VCs, with a small standard deviation in the latency values, guaranteeing precise packet latency estimation.

REFERENCES

• 1: International Sematech. "International Technology Roadmap for Semiconductors - 2002" Update, 2002. Available at http://public.itrs.net.
• 2: Martin, G.; Chang, H. "System on Chip Design". In: 9th International Symposium on Integrated Circuits, Devices & Systems, Tutorial 2, 2001.
• 3: A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
• 4: Luca Benini , Giovanni De Micheli, Powering networks on chips: energy-efficient and reliable interconnect design for SoCs, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500009]
• 5: Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France [doi>10.1145/343647.343776]
• 6: Rijpkema, E.; et al. "A Router Architecture for Networks on Silicon". In: PROGRESS'2001.
• 7: William J. Dally, Virtual-channel flow control, Proceedings of the 17th annual international symposium on Computer Architecture, p.60-68, May 28-31, 1990, Seattle, Washington, United States
• 8: Théodore Marescaux , Andrei Bartic , Diederik Verkest , Serge Vernalde , Rudy Lauwereins, Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.795-805, September 02-04, 2002
• 9: William J. Dally , Brian Towles, Route packets, net wires: on-chip inteconnectoin networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 10: Kees Goossens , John Dielissen , Jef van Meerbergen , Peter Poplavko , Andrei Rădulescu , Edwin Rijpkema , Erwin Waterlander , Paul Wielage, Guaranteeing the quality of services in networks on chip, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
• 11: Kavaldjiev, N.; Smit, G.; Jansen, P. "Two Architectures for On-chip Virtual Channel Router". PROGRESS, 2004, pp. 96--102.
• 12: Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004 [doi>10.1016/j.sysarc.2003.07.004]
• 13: Bertozzi, D.; Benini, L. "Xpipes: A Network-on-chip Architecture for Gigascale Systems-on-Chip". IEEE Circuits and Systems Magazine, 4(2), 2004, pp. 18--31.
• 14: Ki Hwan Yum , Eun Jung Kim , Chita R. Das , Mazin Yousif , José Duato, Integrated Admission and Congestion Control for QoS Support in Clusters, Proceedings of the IEEE International Conference on Cluster Computing, p.325, September 23-26, 2002
• 15: Chuang, S.-T.; Goel, A.; Mckeown, N.; Prabhakar, B. "Matching output queuing with a combined input output queued switch". IEEE Journal on Selected Areas in Communications, 17(6), 1999, pp.1030--1039.
• 16: William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
• 17: Fernando Moraes , Ney Calazans , Aline Mello , Leandro Möller , Luciano Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, v.38 n.1, p.69-93, October 2004 [doi>10.1016/j.vlsi.2004.03.003]
• 18: Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Journal of the ACM (JACM), v.41 n.5, p.874-902, Sept. 1994 [doi>10.1145/185675.185682]
• 19: Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Asynchronous/synchronous operation

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Fiber optics; Interfaces; Parallel I/O; Topology (e.g., bus, point-to-point); Physical structures (e.g., backplanes, cables, chip carriers)

General Terms:
Design, Experimentation, Measurement, Performance

Keywords:
network-on-chip, performance, virtual channel