ACM Home Page
Please provide us with feedback. Feedback
The process of higher level design
Full text PdfPdf (101 KB)
Source SBCCI archive
Proceedings of the 18th annual symposium on Integrated circuits and system design table of contents
Florianolpolis, Brazil
Pages: 3 - 3  
Year of Publication: 2005
ISBN:1-59593-174-0
Author
John Sanguinetti  Forte Design Systems, San Jose, CA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 8,   Citation Count: 0
Additional Information:

abstract   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1081081.1081084
What is a DOI?

ABSTRACT

Design using stepwise refinement is a common paradigm which has been in use for decades. In a programming context, it was described by Niklaus Wirth in an influential 1971 paper. Stepwise refinement is really just a process of code transformations to produce an implementation with the desired characteristics. In a hardware context, the design starts with an executable specification, usually a C program. Typical transformation steps include the elaboration of hierarchy, memory architecture, coarse-grain parallelization, and fine-grain parallelization. The end result is an executable representation of the design which can be automatically synthesized into hardware with the desired performance characteristics. As time goes by, synthesis tools get smarter and automatically do many of the common transformations, but in general a synthesis tool cannot fix a bad algorithm. The stepwise refinement process can be characterized as doing hardware design at a higher level than the more typical RT level. The tutorial will cover the common steps to go from a C algorithm to a SystemC representation which can be synthesized into a desirable hardware implementation.